Brussels / 30 & 31 January 2016

schedule

FOSDEM 2016
/
Schedule
/
Speakers
/
Clifford Wolf

Clifford Wolf

Events

Title	Day	Room	Track	Start	End
A Free and Open Source Verilog-to-Bitstream Flow for iCE40 FPGAs	Saturday	AW1.121	EDA	14:00	15:00

FOSDEM16

Brussels / 30 & 31 January 2016

This work is licensed under the Creative Commons Attribution 2.0 Belgium Licence.
To view a copy of this licence, visit http://creativecommons.org/licenses/by/2.0/be/deed.en
or send a letter to Creative Commons, 444 Castro Street, Suite 900, Mountain View, California, 94041, USA.

FOSDEM16

Brussels / 30 & 31 January 2016

Clifford Wolf

Events

FOSDEM

This year

Practical information

Media and press