# Trustworthy Platform Module

An attempt to create open-source firmware for TPM

FOSDEM 2023

Maciej Pijanowski

🔁 ЗМОЕВ





Maciej Pijanowski Engineering Manager

- 🕑 <u>@macpijan</u>
- <u>maciej.pijanowski@3mdeb.com</u>
- linkedin.com/in/maciejpijanowski-9868ab120

- 7 years in 3mdeb
- Open-source contributor
- Interested in:
  - build systems (e.g. Yocto)
  - embedded, OSS, OSF
  - firmware/OS security



#### Who we are ?





- Poland-based company, over 7 years in the market
- Open-source firmware, Embedded Linux
- coreboot licensed service providers since 2016 and leadership participants
- UEFI Adopters since 2018
- Yocto Participants and Embedded Linux experts since 2019
- Official consultants for Linux Foundation fwupd/LVFS project since 2020

#### Agenda

- What is TwPM project?
- Why did it start?
- TPM modules pinouts
- How to start such a project?
- Expected challenges
- Roadmap
- Current state
- Q&A



#### Trustworthy vs Trusted

TwPM project aims to increase the trustworthiness of the TPM module (hence the TwPM), by providing the open-source firmware implementation for the TPM device, compliant<sup>\*</sup> to the TCG PC Client Specification.

TPM modules enable measured boot and support verified boot, Dynamic Root of Trust for Measurement, and other security features.

The project is funded through the NGI Assure Fund, a fund established by NLnet foundation.

#### https://nlnet.nl/project/TwPM



https://trustedcomputinggroup.org/resource/pc-client-specific-platform-firmware-profile-specification/

## 🔁 ЗМОЕВ

## Why did it start?

- Traditional TPMs are dedicated microcontrollers with proprietary firmware
  - can't be audited
  - bugs can't be fixed if TPM vendor doesn't care
  - capabilities of TPM are defined by the vendor and can't be modified by user (e.g. to include newer hash algorithms)
- Different interfaces
  - LPC (older PCs, still commonly used)
  - SPI (new PCs, mobile, IoT)
  - I2C (mobile, IoT)
- Each mainboard vendor has different pinout for module
  - some look the same and mechanically can be installed to incompatible boards, but their electrical connections are different
  - doing so may **physically damage your mainboard**



## Examples of TPM pinouts

| 13 |     |   |   | 1 | _ |
|----|-----|---|---|---|---|
|    | • • | • | : | : |   |
| 14 |     |   |   | 2 |   |
|    |     |   |   |   |   |

| Pin No. | Definition               | Pin No. | Definition     |
|---------|--------------------------|---------|----------------|
| 1       | LPC Clock                | 2       | 3V Standby Pwr |
| 3       | LPC Reset                | 4       | 3.3V Power     |
| 5       | LPC address & data pin 0 | 6       | Serial IRO     |
| 7       | LPC address & data pin 1 | 8       | 5V Power       |
| 9       | LPC address & data pin 2 | 10      | No Pin         |
| 11      | LPC address & data pin 3 | 12      | Ground         |
| 13      | LPC Frame                | 14      | Ground         |

#### MSI - B75MA-E33 (14-1)




2

14

| Pin No. | Definition | Pin No. | Definition    |
|---------|------------|---------|---------------|
| 1       | F_LAD0     | 2       | +3V           |
| 3       | F_LAD1     | 4       | +3V           |
| 5       | F_LAD2     | 6       | C_PCICLK_TPM  |
| 7       | F_LAD3     | 8       | GND           |
| 9       | F_FRAME#   | 10      | No Pin        |
| 11      | F_SERIRQ   | 12      | S PCIRST# TBD |
| 13      | F_CLKRUN   | 14      | +3VSB         |

Asus - MAXIMUS IX FORMULA (14-1)

## Examples of TPM pinouts



| Pin No. | Definition  | Pin No. | Definition |
|---------|-------------|---------|------------|
| 1       | Data output | 2       | Power 3.3V |
| 3       | No Pin      | 4       | NC         |
| 5       | Data Input  | 6       | CLK        |
| 7       | Chip Select | 8       | GND        |
| 9       | IRQ         | 10      | NC         |
| 11      | NC          | 12      | RST        |

#### GIGABYTE Z590 AORUS MASTER (12-1)

| _ | 2 |   |   | 12 |
|---|---|---|---|----|
|   | • |   |   |    |
|   | • | • | • |    |

1

11

| Pin No. | Definition                     | Pin No. | Definition                    |
|---------|--------------------------------|---------|-------------------------------|
| 1       | SPI Power                      | 2       | SPI Chip Select               |
| 3       | Master In Slave Out (SPI Data) | 4       | Maste Out Slave In (SPI Data) |
| 5       | Reserved                       | 6       | SPI Clock                     |
| 7       | Ground                         | 8       | SPI Reset                     |
| 9       | Reserved                       | 10      | No Pin                        |
| 11      | Reserved                       | 12      | Interrupt request             |

MSI - Z590 PRO WIFI (12-1)




#### Examples of TPM pinouts

| 19         1           20         2           1         LCLK         2         CMD           1         LCLK         2         CMD         Supermicro MBD M12SWA-TF-O           20         2         1         LCLK         2         CMD           1         LCLK         2         CMD         Supermicro MBD M12SWA-TF-O         Server Motherboard           3         JB         1         LCR         N         CMD         Supermicro MBD M12SWA-TF-O           1         LCR         0         N         M         CMD         Supermicro MBD M12SWA-TF-O           1         LCR         0         N         Supermicro MBD M12SWA-TF-O         Server Motherboard           1         LCR         0         N         Supermicro MBD M12SWA-TF-O         Server Motherboard           1         LCR         10         Supermicro MBD M12SWA-TF-O         Server Motherboard           1         LCR         10         Supermicro MBD M12SWA-TF-O         Supermicro MBD M12SWA-TF-O           1         LCR         10         Supermicro MBD M12SWA-TF-O         Supermicro MBD M12SWA-TF-O           1         LCR         10         Supermicro MBD M12SWA-TF-O         Supermicro MBD M12SWA-TF-O <th>19         1         CLX         2         GAD         Supermicro X10DAL-I           20         20         2         3         LFXMER         4         4KT/P         Server MTB           3         LFXMER         4         4KT/P         Server MTB         Server MTB           1         LCX         2         GAD         Server MTB         Server MTB           3         LFXMER         4         4KT/P         Server MTB         Server MTB           11         LAG2         6         MO         Server MTB         Server MTB           3         3         LAG1         LAG2         Server MTB         Server MTB           11         LAG2         6         MO         Server MTB         Server MTB           12         JSM         LAG1         Server MTB         Server MTB         Server MTB</th> <th>19         1         Conser         Printe         Contest         Printe         Contest         Gigabyte - GA-970A-UD3P (20-1)           20         2         1         1         1         Contest         Gigabyte - GA-970A-UD3P (20-1)           1         1         1         Contest         No         Gigabyte - GA-970A-UD3P (20-1)           1         1         1         Contest         No         Gigabyte - GA-970A-UD3P (20-1)           1         1         LOO         1         LOO         Gigabyte - GA-970A-UD3P (20-1)           1         LOO         1         LOO         LOO         Gigabyte - GA-970A-UD3P (20-1)           1         LOO         1         LOO         LOO         Gigabyte - GA-970A-UD3P (20-1)           1         LOO         1         LOO         LOO         Gigabyte - GA-970A-UD3P (20-1)           1         LOO         1         LOO         LOO         Gigabyte - GA-970A-UD3P (20-1)           1         LOO         1         LOO         LOO         LOO         Gigabyte - GA-970A-UD3P (20-1)           1         LOO         1         LOO         LOO         LOO         LOO         LOO           1         LOO         1</th> | 19         1         CLX         2         GAD         Supermicro X10DAL-I           20         20         2         3         LFXMER         4         4KT/P         Server MTB           3         LFXMER         4         4KT/P         Server MTB         Server MTB           1         LCX         2         GAD         Server MTB         Server MTB           3         LFXMER         4         4KT/P         Server MTB         Server MTB           11         LAG2         6         MO         Server MTB         Server MTB           3         3         LAG1         LAG2         Server MTB         Server MTB           11         LAG2         6         MO         Server MTB         Server MTB           12         JSM         LAG1         Server MTB         Server MTB         Server MTB   | 19         1         Conser         Printe         Contest         Printe         Contest         Gigabyte - GA-970A-UD3P (20-1)           20         2         1         1         1         Contest         Gigabyte - GA-970A-UD3P (20-1)           1         1         1         Contest         No         Gigabyte - GA-970A-UD3P (20-1)           1         1         1         Contest         No         Gigabyte - GA-970A-UD3P (20-1)           1         1         LOO         1         LOO         Gigabyte - GA-970A-UD3P (20-1)           1         LOO         1         LOO         LOO         Gigabyte - GA-970A-UD3P (20-1)           1         LOO         1         LOO         LOO         Gigabyte - GA-970A-UD3P (20-1)           1         LOO         1         LOO         LOO         Gigabyte - GA-970A-UD3P (20-1)           1         LOO         1         LOO         LOO         Gigabyte - GA-970A-UD3P (20-1)           1         LOO         1         LOO         LOO         LOO         Gigabyte - GA-970A-UD3P (20-1)           1         LOO         1         LOO         LOO         LOO         LOO         LOO           1         LOO         1   |
|---|---|--|
| Image: Definition         Pre No.         Definition         Pre No.         Definition         Acrock H170M PRO4 (18-1)           1         PCCLX         2         GAD         Acrock H170M PRO4 (18-1)         Acrock H170M PRO4 (18-1)           1         PCCLX         4         BMB_CCX MMB1         Acrock H170M PRO4 (18-1)           1         SCOPY 4         BMB_CCX MMB1         Acrock H170M PRO4 (18-1)           1         SCOPY 4         BMB_CCX MMB1         Acrock H170M PRO4 (18-1)           1         SCOPY 4         BMB_CCX MMB1         Acrock H170M PRO4 (18-1)           1         SCOPY 4         BMB_CCX MMB1         Acrock H170M PRO4 (18-1)           1         SCOPY 4         BMB_CCX MMB1         Acrock H170M PRO4 (18-1)           1         SCOPY 4         BMB_CCX MMB1         Acrock H170M PRO4 (18-1)           1         SCOPY 4         BMB_CCX MMB1         Acrock H170M PRO4 (18-1)           1         SCOPY 4         SCOPY 4         BMB_CCX MMB1           1         SCOPY 4         SCOPY 4         SCOPY 4           17         SCOPY 18         SCOPY 4         SCOPY 4   | 19         1         Pin No.         Celetition         Pin No.         Celetition         Asus - M5A09FX pro r2.0 (20-1)           20         2         5         Facture 4         He Pin No.         Celetition         Asus - M5A09FX pro r2.0 (20-1)           3         174Aud         4         He Pin No.         Celetition         Facture 4         He Pin Pin No.         Celetition           10         0.52         0         0.52         0.6401         Facture 4         He Pin Pin No.         Celetition         Facture 4         He Pin Pin Pin No.         Celetition         Facture 4         He Pin   | 19         1         Pir No.         Definition         Pire No.         Definition         Asus - MAXIMUS VII HERO (20-1)           20         2         3         UPAME         4         Nar Prin         Asus - MAXIMUS VII HERO (20-1)           20         3         UPAME         4         Nar Prin         Asus - MAXIMUS VII HERO (20-1)           3         UPAME         10         UPA         10         UPA           3         No         14         No         No         No           33         No         14         No         No         No           35         PURENN         20         NC         No         No           36         PURENN         20         NC         No         No  |
| 13         1         Partin         Section         Particle         Million         Million </td <td>II         I         GIGABYTE TPM Header pinout (12-1)           II         II         Doftion         Pin to         Doftion           II         II         Doftion         Pin to         Doftion           II         III         III         IIII         IIII         IIIII</td> <td>13         1         7m Im         Defensor         7m Im         Centersor         Asus - B550 PLUS (14-1)           14         2         5         7.70 Y / 18         6         7 elos Y / 18         Asus - B550 PLUS (14-1)           14         2         5         7.70 Y / 18         6         7 elos Y / 18         Asus - B550 PLUS (14-1)           14         7         47 y / 98         6         00.0         7         47 y / 98         6           11         7.90 y / 98         60 / 00         10         159 / 000         12         7.90 / 000           13         7.90 y / 8.8         00         10         190 / 000         12         159 / 000</td>  | II         I         GIGABYTE TPM Header pinout (12-1)           II         II         Doftion         Pin to         Doftion           II         II         Doftion         Pin to         Doftion           II         III         III         IIII         IIII         IIIII   | 13         1         7m Im         Defensor         7m Im         Centersor         Asus - B550 PLUS (14-1)           14         2         5         7.70 Y / 18         6         7 elos Y / 18         Asus - B550 PLUS (14-1)           14         2         5         7.70 Y / 18         6         7 elos Y / 18         Asus - B550 PLUS (14-1)           14         7         47 y / 98         6         00.0         7         47 y / 98         6           11         7.90 y / 98         60 / 00         10         159 / 000         12         7.90 / 000           13         7.90 y / 8.8         00         10         190 / 000         12         159 / 000   |
| 13         1         In the Longettion         The the Condition         Asus - TPM-M R2.0 (14-1)           14         2         5         F.402         2         57           14         2         5         F.402         4         57           1         7         F.402         6         000         6           1         7         F.9042         12         5 Acutor         14           1         F. Spender         12         5 Acutor         14         14  | 13         PN-10         Indexes         PN-10         Defense         Asses         Asses <t< td=""><td>17         1           18         2         04100         041000         0400000         0400000         0400000         04000000         0400000         0</td></t<> | 17         1           18         2         04100         041000         0400000         0400000         0400000         04000000         0400000         0 |

... and many more!



## Examples of TPM pinouts



- At first we wanted to choose most commonly used connector and use it with custom board
  - variety is bigger than anticipated
  - connector would have to support different interfaces (LPC, SPI)
- We may aim to tackle the hardware problem in the future
  - firmware is enough of a challenge for a start

Image source: https://xkcd.com/927/

#### How to start?

- There are **a few** open-source stacks for processing TPM commands
- ms-tpm-20-ref
  - <u>https://github.com/microsoft/ms-tpm-20-ref</u>
  - implementation from Microsoft
  - simulator for Windows / Linux / MacOS
  - some others
    - fTPM Trusted Application for ARM Trust Zone
    - samples for STM32 Nucleo L476RG / L4A6RG
- ibmswtpm2
  - <u>https://sourceforge.net/projects/ibmswtpm2/</u>
  - implementation from IBM
  - simulator

## Nucleo sample review

- Code for Nucleo samples was contributed 4 years ago
- It was created using the Atollic TRUEStudio for STM32
  - such software no longer exists
  - STM32CubeIDE has replaced it
- Code under directory was contributed at some point in the past
  - it is not maintaned it may or may not work
  - <u>https://github.com/microsoft/ms-tpm-20-ref/issues/62</u>


| <sup>g<sup>9</sup></sup> main  → ms-tpm-20-ref / Samples / Nucleo-TPM / L476RG / |  |             |
|--|--|-------------|
| amarochk Merging Stefan's sample for the Nucleo device                           | f8a1c48 on Apr 7, 2018                         | 🕚 History   |
|  |  |             |
| settings   | Merging Stefan's sample for the Nucleo devices | 4 years ago |
| Drivers  | Merging Stefan's sample for the Nucleo devices | 4 years ago |

## Closer look at the Nucleo sample

- We have converted the project into STM32CubeIDE
- We were able to build it after some modifications
- There is some VCOM application for Windows
  - <u>https://github.com/microsoft/ms-tpm-20-</u> <u>ref/tree/main/Samples/Nucleo-TPM/VCOM</u>
  - it was used for testing this sample code
- The STM32 code can accept TPM command via USB CDC
  - it can process it
  - it can return response
- There is some custom protocol involved there
  - no interperability with existing tools, such as tpm2-tools
  - no interoperability with existing TPM interfaces (e.g. SPI, LPC, I2C)
- The STM32 was low on resources when running this code



## High-level overview



### Challenges

- In the meantime, the global shortage of chips happened
  - even if we wanted to use STM32L4, they were not available
  - the other chips, were also at low-availability
- It was difficult to asses the precise hardware requirements at this point
- The application was using HAL, so switching hardware requires rewrite
- It would be nice to use some OS to switch between boards more easily
- We chose Zephyr as OS for TwPM
  - all-rounded RTOS with decent portability between smaller devices



## Challenges

- Some TPM registers must return valid state without delay
  - may be hard or impossible to reply on time if it has to pass through interface FIFO and possibly kernel/userspace boundary
  - FPGA would help with returning register values on time, but we're experimenting with other, cheaper options
- FPGA will be required for LPC protocol LPC isn't supported by most MCUs
- Reference implementation [1] doesn't implement NV RAM in a secure way
  - only TPM emulator is officially supported, it doesn't have physical flash so no protections implemented
  - wear leveling also has to be considered
- Full compliance with TPM specification may be impossible
  - strict initialization time and power consumption requirements
  - no vendor ID assigned




1. Public site with documentation:

#### https://twpm.dasharo.com/

| 🕅 Trustworthy Platfor       | m Module (TwPM)   | <b>Q</b> Search                | OitHub<br>☆2 ♥0   |
|-----------------------------|---|--------------------------------|---|
| Trustworthy Platform Module | Roadmap   | 1                              | Table of contents   |
| (TwPM)<br>Intro             |   |                                | 1. Public site with documentation   |
| Tutorials                   | TwPM project is funded by the NLnet Foundation via the NGI ASSU   | IRF                            | <ol> <li>Gather hardware requirements<br/>and choose target board</li> </ol>  |
| Development                 | 3mdeb has proposed to implement the following tasks under the o   |                                | 3. Implement LPC protocol in<br>FPGA  |
| Explanation<br>Changelog    | since has proposed to implement the following tasks under the g   | nant agreement no 557075.      | 4. Implement basic TPM registers<br>in FPGA                                   |
| Contributing<br>Roadmap     | 1. Public site with documentation   |                                | 5. Implement TPM command<br>parsing and communication<br>between FPGA and MCU |
|                             | All of the documentation produced during this project should be pu  | ublicly available to users and | 6. Base tests   |
|                             | developers.   |                                | 7. Implement SPI TPM protocol   |
|                             | Milestones:   |                                | 8. Explore the usage of using<br>simpler hardware platform                    |
|                             | <ul> <li>create repositories for the project</li> </ul>   |                                | 9. Flash driver for TPM stack   |
|                             | • prepare server and domain name  |                                | 10. Unique identification and<br>randomness source                            |
|                             | <ul> <li>describe project's purpose and phases</li> </ul>   |                                | 11. Manufacturing process   |
|                             | <ul> <li>create placeholders for description of deviations from TPM sp<br/>documentation changelog that will be updated after each of th</li> </ul> |                                | 12. Customizable configuration  |
|                             |   |                                |   |




2. Gather hardware requirements and choose target board





2. Gather hardware requirements and choose target board







- 3. Implement LPC protocol in FPGA
  - currently in progress
  - targeted for PC only
- 4. Implement basic TPM registers in FPGA
  - some registers must be readable without delay
  - implementing TPM locality state machine in FPGA significantly simplifies interface between FPGA and MCU

5. Implement TPM command parsing and communication between FPGA and MCU

- completing this step will produce first semi-usable version with limited capabilities
- applications requiring persistent storage like sealing data to PCR values or persistent key creation won't be possible yet



|            |   |   | GTKWave - lpc_periph_tb.vcd                                | _ 0 8   |
|------------|---|---|--|---|
| File E     | dit Search Time Marl                            | kers View Help                                  |  |   |
| <b>%</b> E | 🖹 🔂 🕂 🗆 病                                       | 🍋 🛁 🔇 🍃 From: 2                                 | 200 ns To: 715120 ns 🛛 🥑 Marker: 0 sec   Cursor: 161:      | 3 ns  |
| ▼ SST      |   | Signals   | Waves  |   |
|            | c periph tb<br>lpc host inst<br>lpc periph inst | Time<br>clk_i=(<br>lad_bus[3:0]=><br>lframe_i=> |  | us<br>  |
|            |   | <pre>nrst_i =&gt; prev state o[4:0] =&gt;</pre> | 01 (02 \0D \0E \0F \10 \11 \12 \13 \14 \15 \16 \17 \18 \01 | 02 )00 )0F )0F )10 )11 )12 )13 )14 )15 )16 )17 )1 |
|            |   | fsm next state[4:0] =>                          | 01 02 00 00 0F 10 11 12 13 14 15 16 17 18 01               | 02 00 0E 0F 10 11 12 13 14 15 16 17 18            |
|            |   | lpc_addr_o[15:0] =€                             | 0000 (F000 )F0F0   | <u>)9+ )9+ )9596</u>                              |
|            |   | lpc_data_io[7:0] =;                             | <u>A5</u>  | 5A  |
|            |   | lpc data wr=0<br>lpc wr done=0                  |  |   |
| Туре       | Signals   | tpc wi done - c                                 |  |   |
| wire       | clk_i   |   |  |   |
| гед        | driving_data                                    |   |  |   |
| гед        | fsm_next_state[4:0]                             |   |  |   |
| wire       | lad_bus[3:0]                                    |   |  |   |
| wire       | lframe_i  |   |  |   |
| wire       | lpc_addr_o[15:0]                                |   |  |   |
| гед        | lpc_addr_reg[15:0]                              |   |  |   |
| wire       | lpc_data_io[7:0]                                |   |  |   |
| wire       | lpc_data_rd                                     |   |  |   |
| гед        | lpc_data_reg[7:0]                               |   |  |   |
| wire       | lpc_data_wr                                     |   |  |   |
| wire       | lpc_rd_done                                     |   |  |   |
| wire       | lpc_wr_done                                     |   |  |   |
|            |   |   |  |   |
| Filter:    |   |   |  |   |
| Apper      | nd Insert Replace                               |   |  |   |



6. Base tests

- test suites mostly documented: <u>https://github.com/Dasharo/docs/pull/447</u>
- automation in progress
- tests results will be added to documentation

7. Implement SPI TPM protocol

- repetition of steps from previous slide for another interface
- it is likely, that again FPGA might be required to meet timing requirements
- 8. Explore the usage of using simpler hardware platform
  - it may or may not be possible to use board without FPGA (usually cheaper)
  - potential benefits make exploration worthwhile
  - already happens in parallel to other tasks



9. Flash driver for TPM stack

- nonvolatile storage for user- and vendor-defined data
- will open the way for additional use cases
- more test suites
- protections are required for compliance with specification, but at this point we put it in nice-to-have category

10. Unique identification and randomness source

- implementation may depend on chosen hardware, hence left for later
- uniqueness required for primary seeds, used to generate primary keys
- primary seed is required to have at least twice the number of bits as the security strength of any symmetric or asymmetric algorithm implemented on the TPM
- TPM should have at least one internal source of entropy
- FPGA can be used if everything else fails



#### 11. Manufacturing process

- each TPM has unique Endorsement Key (EK)
- vendor issues certificate for EK that should be committed to NVRAM
- this step will describe the process in detail and try to automate it
- 12. Customizable configuration
  - prepare easy to use build system integrating whole stack
  - build-time configuration including:
    - interface (SPI or LPC)
    - hash algorithms supported by TPM
    - amount of NVRAM
    - whether to include RNG entropy source from FPGA or not
  - goal: making transition between different boards easier



## Where to find out more

Work currently in progress:

- <u>https://github.com/3mdeb/verilog-lpc-module</u>
  - LPC module
  - TPM registers probably will also be implemented in this repo
- <u>https://github.com/3mdeb/zephyr</u>
  - exploration and abusing of SPI drivers takes place here
- <u>https://github.com/Dasharo/twpm-docs</u>
  - source for <u>https://twpm.dasharo.com</u>
  - will be progressively filled with results of each step

Interested about further development? Want to participate in the project? Join TwPM channel in Dasharo Matrix space:



## Where to find out more

Interested about further development? Want to participate in the project? Join TwPM channel in Dasharo Matrix space:

#### https://matrix.to/#/#twpm:matrix.org





### We need you

Want to join our team and work with open-source firmware on a daily basis?

- use contact links from next slide
- approach me directly





#### Contact us

- Join Dasharo Matrix space: https://matrix.to/#/#dasharo:matrix.org
- 🖾 <u>contact@3mdeb.com</u>
- ① facebook.com/3mdeb
- 🕑 <u>@3mdeb com</u>
- <u>https://fosstodon.org/@3mdeb</u>
- Iinkedin.com/company/3mdeb
- <u>https://3mdeb.com</u>
- Book a call
- <u>Sign up for the newsletter</u>



