

QtRvSim

Education from Assembly to Pipeline, Cache Performance, and C Level Programming

Czech Technical University in Prague

Jakub Dupák *dev@jakubdupak.com* Pavel Píša *pisɑ@fel.cvut.cz* Karel Kočí *cynerd@emɑil.cz*

Michal Štepanovský michal.stepanovsky@gmail.com





Mipslt









Mipslt **QtMips** (2019)

• Karel Koci, Pavel Pisa







Mipslt

QtMips (2019)

• Karel Koci, Pavel Pisa

QtRvSim (2022)

- Jakub Dupak, Pavel Pisa, Max Hollmann
- GPL3
- Qt 5/6
- GitHub (cvut/qtrvsim)







Mipslt

QtMips (2019)

• Karel Koci, Pavel Pisa

QtRvSim (2022)

- Jakub Dupak, Pavel Pisa, Max Hollmann
- GPL3
- Qt 5/6
- GitHub (cvut/qtrvsim)

CTU Computer Architecture Education

• <u>https://comparch.edu.cvut.</u>cz





Mipslt

QtMips (2019)

• Karel Koci, Pavel Pisa

QtRvSim (2022)

- Jakub Dupak, Pavel Pisa, Max Hollmann
- GPL3
- Qt 5/6
- GitHub (cvut/qtrvsim)

CTU Computer Architecture Education

• <u>https://comparch.edu.cvut.</u>cz

CTU RISC-V International Membership (2023)







Czech Technical University in Prague

- Faculty of Electrical Engineering
- Faculty of Information Technology

Technical University in Graz

University of Colorado at Colorado Springs

University of Porto







Charles University in Prague

• Faculty of Mathematics and Physics

National Kapodistrian University of Athens





Internal Design Overview





https://youtu.be/J6AcPZZ_ISg



WebAssembly Edition





comparch.edu.cvut.cz/qtrvsim/app

2023-02-05

QtRvSim - Education from Assembly to Pipeline, Cache Performance, and C Level Programming @ FOSDEM





First Steps In Assembly

Load Word Store Word Branch Equal





















Examples



Machine Windows Help File















File Machine Windows Help







File Machine Windows Help







File Machine Windows Help







File Machine Windows Help







File Machine Windows Help







File Machine Windows Help







File Machine Windows Help

Ð	₽ ► II	H 1x 2	2x 5x 10x U	Inlimited	Мах	<u> </u>	🗎 🛛 🗸						
Program					0 X	Core	simple-lw	-sw-ia.S					
Follow fetch					•		2 2024/ 0)						-
Вр	Address	Code	Instruct	ion	•	IW >	(2, 1024(x0)						
	0x000001fc	00000000	unknown								Branch	Outcome —	Cycles:
	0x00000200	40002103	lw x2, 1024(x0))				Control Unit	MemToReg 1 MemWite 0 MemRead 1 BranchJal 0 BranchJal 0 BranchJal 0 AluControl 0				Stalls: (
	0x0000204	40202223	sw x2, 1028(x0))								MemWrite MemRead	
	0x0000208	fe000ce3	beq x0, x0, 0x2	00									
	0x0000020c	0000013	nop						AluMul O AluSrc 1 AuiPC O]	Branch B Jair	Jranch Jalx	
	0x00000210	0000013	nop				PC	Instruction R	RegWrite			10	
	0x00000214	00100073	ebreak				Ox0000200	rs1 -001 - rs2 -0	29isters			Peripherals	
	0x0000218	0000000	unknown									ut 00	
	0x0000021c	0000000	unknown								SALU	000	
	0x00000220	0000000	unknown								WriteData	O Data O Memory	
	0x00000224	0000000	unknown		-			de de	PC	PC	<u>→</u> +}		
0x00001fc							°C+4			PC+4			*



CTU

CZECH TECHNICAI UNIVERSITY IN PRAGUE





CTU

CZECH TECHNICAI UNIVERSITY IN PRAGUE



RV

File Machine Windows Help

CTU

CZECH TECHNICAI UNIVERSITY IN PRAGUE

Machine Windows Help

simple-lw-sw-ia.S

2x

1x

File

Core

Machine Windows Help File 📁 💾 🛛 🌲 👒 5x 10x Unlimited Max 📑 2x 1x Core simple-lw-sw-ia.S Cycit -BranchOutcome Stall -MemToRec -MemWrite -MemWrite -0 -MemRead-MemRead 1 -BranchBxx -0 Branchlal 0 Control -BranchJalr -0 Unit 0 xor BranchVal -AluControl 0 -AluMul 0 Branch Branch -AluSrc Jalr Jalx 0 AuiPC Instruction RegWrite PC 40002103 1 0x00000200 Peripherals 0 00000000 00000000 Terminal rs1 -00 -0400 0 zero Registers AluOut rs2 _00 ALL •

•

Machine Windows Help File 📁 💾 🛛 🌲 👒 5x 10x Unlimited Max 📑 2x 1x Core simple-lw-sw-ia.S Cycit -BranchOutcome Stall -MemToReg MemWrite --MemWrite 0 -MemRead-MemRead -BranchBxx -0 Branchlal 0 Control -BranchJalr -0 Unit 0 xor BranchVal -AluControl 0 -AluMul 0 Branch Branch -AluSrc Jalr Jalx AuiPC 0 Instruction RegWrite PC 40002103 1 0x00000200 Peripherals 0 00000000 00000000 Terminal rs1 -00 -0400 0 zero Registers AluOut rs2 _00 ALL •

•

Machine Windows Help File 📔 💾 🛛 🌲 👒 5x 10x Unlimited Max 📑 2x 1x Core simple-lw-sw-ia.S Cycit -BranchOutcome Stall -MemToRec MemWrite -0 -MemWrite -MemRead-MemRead 1 -BranchBxx -0 Branchlal 0 Control -BranchJalr -0 Unit 0 xor BranchVal -AluControl 0 -AluMul 0 Branch Branch -AluSrc Jalr Jalx 0 AuiPC Instruction RegWrite PC 40002103 1 0x00000200 Peripherals 0 00000000 00000000 Terminal rs1 -00 -0400 0 zero Registers AluOut rs2 _00 ALL •

•



























Load Word



			•											
Ð	ク	H 1x 2	2x 5x 10x	Unlimit	ed Max	°		🛛 🐳 🗞						
Regis	sters													ð×
x0/ze	ero 0x0	x1/ra	0x0	x2/sp	0x1234567	' <mark>8</mark> x3/gp)	0x0	x4/tp	0x0	x5/t0	0x0		
x6/t1	L 0x0	x7/t2	0x0	x8/s0	0x0	x9/s1		0x0	x10/a0	0x0	x11/a1	0x0		
x12/	a2 0x0	x13/a3	0x0	x14/a4	0x0	x15/a	5	0x0	x16/a6	0x0	x17/a7	0x0		
x18/	s2 0x0	x19/s3	0x0	x20/s4	0x0	x21/s	5	0x0	x22/s6	0x0	x23/s7	0x0		
x24/	s8 0x0	x25/s9	0x0	x26/s10	0x0	x27/s	511	0x0	x28/t3	0x0	x29/t4	0x0		
x30/	t5 0x0	x31/t6	0x0	рс	0x204									
Prog	ram				ØX	Core s	simp	le-lw-sw-ia.S						
Foll	ow fetch				•			lw x2, 1024(x0)						
Вр	Address	Code	Instr	uction				NONE			-BranchOutcome	Cycles: 1 Statis: 0		
	0x000001fc	00000000	unknown						Centrol Unit	bhg 0				
	0x00000200	40002103	lw x2, 1024(2	x0)							Branch Branch jair jaix			
	0x00000204	40202223	sw x2, 1028(x0)										
	0x00000208	fe000ce3	beq x0, x0, 0)x200				Program	m ny (1-02) ny (1-02)		Data Memory			
	0x0000020c	0000013	nop		•				PC+C+					
0x0	00001fc							Branch/Brget	PegWriteData-					



Load Word



				•												
Ð	り	н	1x 2	2x 5x 10x	Unlimit	ed Max	< []	1	- 🛛 🕴							
Regi	sters															ð×
x0/z	ero 0x0		x1/ra	0x0	x2/sp	0x1234	5678	x3/gp	0x0		x4/tp	0x0	x5/t0	0x0		
x6/t1	1 0x0		x7/t2	0x0	x8/s0	0x0		x9/s1	0x0		x10/a0	0x0	x11/a1	0x0		
x12/	a2 0x0		x13/a3	0x0	x14/a4	0x0		x15/a5	5 0x0		x16/a6	0x0	x17/a7	0x0		
x18/	s2 0x0		x19/s3	0x0	x20/s4	0x0		x21/s5	5 0x0		x22/s6	0x0	x23/s7	0x0		
x24/	s8 0x0		x25/s9	0x0	x26/s10	0x0		x27/s1	L1 0x0		x28/t3	0x0	x29/t4	0x0		
x30/	t5 0x0		x31/t6	0x0	рс	0x204										
Program @ 🕱						Со	re si	mple-lw-s	sw-ia.S							
Foll	ow fetcl	h				•				iw x2, 1024(x0)						
Вр	Addr	ess	Code	Instr	uction					NONE			BranchOutcome	Cycles: 1 Stalis: 0		
	0x0000	01fc	00000000	unknown							Centrol UNIT	Totag D D D D D D D D D D D D D D D D D D D	Merrivite Merrivite			
	0x0000	0200	40002103	lw x2, 1024()	x0)											
	0x0000	0204	40202223	sw x2, 1028(x0)											
0x0000208 fe000ce3 beq x0, x0, 0x200																
0x000020c 0000013 nop										PC+4	PC+C	PC				
0x0	00001fc	2								BranchTarget.	RegWriteData-			(12345678)		



Load Word



			•										
Ð	り 🕨 !!!	H 1x 2	2x 5x 10x	Unlimit	ed Max	•	2	🛛 🐇 👒					
Regis	sters												Ø×
x0/ze	ero 0x0	x1/ra	0x0	x2/sp	0x1234567	78	<3/gp	0x0	x4/tp	0x0	x5/t0	0x0	
x6/t1	0x0	x7/t2	0x0	x8/s0	0x0	>	<9/s1	0x0	x10/a0	0x0	x11/a1	0x0	
x12/a	a2 0x0	x13/a3	0x0	x14/a4	0x0	>	<15/a5	0x0	x16/a6	0x0	x17/a7	0x0	
x18/9	52 0x0	x19/s3	0x0	x20/s4	0x0	>	<21/s5	0x0	x22/s6	0x0	x23/s7	0x0	
x24/	58 0x0	x25/s9	0x0	x26/s10	0x0	>	<27/s11	0x0	x28/t3	0x0	x29/t4	0x0	
x30/1	5 0x0	x31/t6	0x0	рс	0x204								
Prog	am				Ø×	Cor	e sim	ple-lw-sw-ia.S	5				
Follow fetch								lw x2, 1024(x0)					
Вр	Address	Code	Instr	uction				NONE			BranchOutcome	Cycles: 1 Statis: 0	
	0x000001fc	00000000	unknown						Control Unit				
	0x00000200	40002103	lw x2, 1024(x0)									
	0x0000204 40202223 sw x2, 1028(x0)								200 F002203 E		Peripherals Terminal		
	0x00000208	fe000ce3	beq x0, x0, ()x200				1			D Data Memory	7	
	0x0000020c	0000013	nop						PC	PC000000000000000000000000000000000000			
0x0	00001fc							Branch/Target	RegWriteData			13365678]	







File Machine Windows Help

			•										
Ð	? ► Ⅱ	1x 2	2x 5x 10x	Unlimit	ed Max	° 📫	🗎 🛛 🐇 👒	1					
Regis	ters											ØX	
x0/ze	ro 0x0	x1/ra	0x0	x2/sp	0x1234567	<mark>8 </mark>	0x0	x4/tp	0x0	x5/t0	0x0		
x6/t1	0x0	x7/t2	0x0	x8/s0	0x0	x9/s1	0x0	x10/a0	0x0	x11/a1	0x0		
x12/a	12 0x0	x13/a3	0x0	x14/a4	0x0	x15/a	5 0x0	x16/a6	0x0	x17/a7	0x0		
x18/s	2 0x0	x19/s3	0x0	x20/s4	0x0	x21/s	5 0x0	x22/s6	0x0	x23/s7	0x0		
x24/s	8 0x0	x25/s9	0x0	x26/s10	0x0	x27/s	11 0×0	x28/t3	0x0	x29/t4	0x0		
x30/t	5 0x0	x31/t6	0x0	рс	0x208								
Progr	am				ØXC	ore s	imple-lw-sw-ia	.S					
Follo	w fetch				-		sw x2, 102	I(x0)					
Вр	Address	Code	Instr	uction			NONE			BranchOutcome	Cycles: 2 Statis: 0		
(0x000001fc	0000000	unknown					Centrol British	1544 0 1647 0 1647 0 1649 0 1649 0				
(0x00000200	40002103	lw x2, 1024(x0)						Branch Branch			
(0x00000204	40202223	sw x2, 1028	(x0)				PC HSDrutten Registre 0000204 PD32223 P		Peripherals			
(0x00000208	fe000ce3	beq x0, x0, 0)x200				Program Mamory		AluGut 8			
(0x0000020c	00000013	nop		•								
0x00	0001fc						BranchTarget.	RegWiteData					

Ready







Ready

2023-02-05







Ready

2023-02-05



File

Machine Windows Help

Store Word Detail







2023-02-05

•

Ready







Ready

2023-02-05







Ready

2023-02-05







Ready

2023-02-05







Ready

2023-02-05







Ready

2023-02-05







Ready

2023-02-05







Ready

2023-02-05











Memory View: Unit Size







File

Machine Windows Help

Memory View: Cache



5x 10x Unlimited Max 🏼 📍 H 2x 15 1xX ÷ Registers x0/zero 0x0 0x0 0x12345678 x3/gp 0x0 x1/ra x2/sp 0x0 x4/tp x6/t1 0x0 x7/t2 0x0 x8/s0 0x0 x9/s1 0x0 x10/a0 0x0 x12/a2 0x0 x13/a3 0x0 x14/a4 0x0 x15/a5 0x0 x16/a6 0x0 Program ØX Core simple-lw-sw-ia.S Follow fetch \mathbf{w} lw x2, 1024(x0) Instruction Bp Address Code 0x000001fc 00000000 unknown 0x00000200 40002103 lw x2, 1024(x0) 0x00000204 40202223 sw x2, 1028(x0) PC 0x00000200 0x00000208 fe000ce3 beg x0, x0, 0x200 -00 0x0000020c 00000013 nop s2 -00-0x00000210 00000013 nop 0x00000214 00100073 ebreak Ŧ 00000010 0000000 0x000001fc •

x5/t0	0x0			
x11/a	1 0x0			
x17/a	7 0x0	Г		
	Memory		Direct	
	Word	•	Cached	
	Address		+0	
Cycles: 4 Stalls: 0	0x00000400	1	2345678	
	0x00000404	12	2345678	
	0x00000408	0	0000000	
:	0x0000040c	0	0000000	
	0x00000410	0	0000000	
	0x00000414	0	0000000	
	0x00000418	0	0000000	
	<u> </u>	~		
	0x00000400			



Branch Equal



File	Machine W	indows He	elp									
Ð	り 🕨 🏾	H 1x 2	2x 5x 10x	Unlimit	ed Max 🥂) 🖆 💾	🛛 🐳 👒					
Regis	ters											ð×
x0/ze	ero 0x0	x1/ra	0x0	x2/sp	0x12345678	x3/gp	0x0	x4/tp	0x0	x5/t0	0x0	
x6/t1	0x0	x7/t2	0x0	x8/s0	0x0	x9/s1	0x0	x10/a0	0x0	x11/a1	0x0	
x12/a	a2 0x0	x13/a3	0x0	x14/a4	0x0	x15/a5	0x0	x16/a6	0x0	x17/a7	0x0	
x18/s	52 0x0	x19/s3	0x0	x20/s4	0x0	x21/s5	0x0	x22/s6	0x0	x23/s7	0x0	
x24/s	58 0x0	x25/s9	0x0	x26/s10	0x0	x27/s11	0x0	x28/t3	0x0	x29/t4	0x0	
x30/t	5 0x0	x31/t6	0x0	рс	0x200							
Progr	am				@ X Co	ore sim	ple-lw-sw-ia.S	5				
Follo	ow fetch				•		beq x0, x0, 0x200	D				
Вр	Address	Code	Instr	uction			NONE	_		-BranchOutcome	Cycles: 3 Statis: 0	
	0x000001fc	0000000	unknown					Centrol Unit	bhag 0 wrteD 0 had 0 hal 0 hal 0	Membrad		
	0x00000200	40002103	lw x2, 1024(x0)						ser D-D-T Franch Branch Juir Jaix		
0x0000204 40202223 sw x2, 1028(x0)												
	0x00000208	fe000ce3	beq x0, x0, 0)x200				raem		Audut 0000		
	0x0000020c	00000013	nop		•			PC				
0x0	00001fc						BrandsTarget	RegWriteData-				







2023-02-05


































Program Counter Update







Branch Result



File Machine Windows Help





Branch Result



File Machine Windows Help







Memory Cache

Cache Performance Shape Configuration







Unknown

Core



































Machine Windows Help File 5x 10x Unlimited Max 📑 🔂 💾 🛚 🐫 🛸 2x 1x Unknown Core main cvcle: inner cycle end: // Simple sorting algorithm - selection sort beq s0, s1, main cycle end add t0. a0. s0 **lw s5**, **0(t0)** // lw s5, array(s0) .option norelax add t0. a0. s0 **sw s4**, **0(t0)** // sw s4, array(s0) **lw s4**, **0(t0)** // lw s4, array(s0) add t0, a0, s3 .globl array add s3, s0, zero **sw s5**, **0(t0)** // sw s5, arrav(s3) .globl start add s2, s0, zero addi s0, s0, 4 .text inner cycle: j main cycle beq s2, s1, inner_cycle_end main cycle end: start: add t0, a0, s2 **lw s5**, **0(t0)** // lw s5, array(s2) //Final infinite loop la a0, array end loop: addi s0. zero. 0 // expand bgt s5, s4, not minimum fence // flush cache memory addi s1, zero, 20 slt t0, s4, s5 ebreak // stop the simulator add s2, zero, s0 bne t0, zero, not minimum j end loop main cycle: addi s3, s2, 0 .org 0x400 beg s0, s1, main cycle end addi s4. s5. 0 .data not minimum: // .align 2 // not supported by QtRVSsim add t0, a0, s0 addi s2, s2, 4 **lw s4**, **0(t0)** // lw s4, array(s0) j inner cycle array: add s3, s0, zero inner cycle end: .word 5, 3, 4, 1, 15 add s2, s0, zero add t0, a0, s0 Readv

,

2023-02-05

QtRvSim – Education from Assembly to Pipeline, Cache Performance, and C Level Programming @ FOSDEM

-





Machine Windows Help File 5x 10x Unlimited Max 📑 🔂 💾 🛚 🐫 👒 2x F 1x Unknown Core main cvcle: inner cycle end: // Simple sorting algorithm - selection sort beq s0, s1, main cycle end add t0. a0. s0 **lw s5**, **0(t0)** // lw s5, array(s0) .option norelax add t0. a0. s0 **sw s4**, **0(t0)** // sw s4, array(s0) **lw s4**, **0(t0)** // lw s4, array(s0) add t0, a0, s3 .globl array add s3, s0, zero **sw s5**, **0(t0)** // sw s5, arrav(s3) .globl start add s2, s0, zero addi s0, s0, 4 .text inner cycle: j main cycle beq s2, s1, inner_cycle_end main cycle end: start: add t0, a0, s2 **lw s5**, **0(t0)** // lw s5, array(s2) //Final infinite loop la a0, array end loop: addi s0. zero. 0 // expand bgt s5, s4, not minimum fence // flush cache memory addi s1, zero, 20 slt t0, s4, s5 ebreak // stop the simulator add s2, zero, s0 bne t0, zero, not minimum j end loop main cycle: addi s3, s2, 0 .org 0x400 beg s0, s1, main cycle end addi s4. s5. 0 .data not minimum: // .align 2 // not supported by QtRVSsim add t0, a0, s0 addi s2, s2, 4 **lw s4**, **0(t0)** // lw s4, array(s0) j inner cycle array: add s3, s0, zero inner cycle end: .word 5, 3, 4, 1, 15 add s2, s0, zero add t0, a0, s0 Readv

2023-02-05

QtRvSim – Education from Assembly to Pipeline, Cache Performance, and C Level Programming @ FOSDEM

-



Ready

2023-02-05





BX

Machine Windows Help File H 2x 5x 10x Unlimited Max 1x X Memory PX Data Cache ion sort.S // Simple Word Cached --Hit: sortina algorithm -Miss: Address +0+4+8+12+16+20selection sort .option norelax .globl array 0x00000400 00000005 0000003 00000004 0000001 000000f 0000000 .globl start Hit rate: .text start: la a0, array VР addi s0. zero. 0 addi s1, zero, 20 add s2, zero, V D s0 \mathbf{T} main cycle: beq s0, 0x000003d0 -۱. • Readv

Hit:0Miss:0Memory reads:0Memory writes:0Memory stall cycles:0Hit rate:0.000%Improved speed:100%



2023-02-05





0x00000000

Data

Data

0.000% 100%

ØX

File Machine Windows Help													
Ð 🤊 🕨 🗉	1x 2x	5x 10x	Unlimited	Max 📑	े 📁 💾 🏼	3 🐳 👒							
ion_sort.S	Memory							🕫 🗷 Data Cache					
// Simple	Word			•	Cached			• Hit:	0				
algorithm -	Address	+0	+4	+8	+12	+16	+20	Miss:	0				
.option norelax	0x00003d0	0000000	0000000	0000000	0000000	0000000	0000000	Memory reads:	0				
.option norelax	0x000003e8	00000000	00000000	00000000	00000000	00000000	0000000	Memory writes:	0				
.globl array .globl _start	0x00000400	0000005	0000003	0000004	0000001	000000f	0000000	Memory stall cycl Hit rate:	les: 0 0				
.text	0x00000418	00000000	00000000	00000000	00000000	00000000	0000000	Improved speed:	10				
	0x00000430	0000000	0000000	0000000	0000000	0000000	0000000	Address)x000000(
_start:	0x00000448	0000000	0000000	0000000	0000000	0000000	0000000	00000000 0					
la a0, array addi s0, zero,	0x00000460	0000000	0000000	0000000	0000000	0000000	0000000	V D Tag	Da				
0 addi s1, zero,	0x00000478	0000000	0000000	0000000	0000000	0000000	0000000						
20 add s2 zero	0x00000490	0000000	0000000	0000000	0000000	0000000	0000000						
s0	0x000004a8	0000000	0000000	0000000	0000000	0000000	0000000	V D Tag	Da				
main_cycle:	0x000004c0	იიიიიიი	იიიიიიი	იიიიიიი	იიიიიიი	იიიიიიი	იიიიიიი		<u> </u>				
beq s0,	0x00003d0												





File Machine Windows Help

Ð 🕨 📐	н	1x 2x	5x 10x	Unlimited	Max 🥂) 🚔 💾 🛛	3 🐳 👒				
ion_sort.S	•	Memory							0 X	Data Cache	ð X
// Simple		Word			-	Cached			•	Hit:	0
algorithm -		Address	+0	+4	+8	+12	+16	+20		Miss:	0
Selection solt		0x00003d0	0000000	0000000	0000000	0000000	0000000	0000000		Memory reads:	0
.option norelax		0x000003e8	00000000	00000000	0000000	00000000	00000000	0000000		Memory writes:	0
.globl array .globl _start		0x00000400	0000005	0000003	0000004	0000001	000000f	0000000		Memory stall cycles: Hit rate:	0 0.000%
toyt	0x00000418	0000000	0000000	0000000	0000000	0000000	0000000		Improved speed:	100%	
lext		0x00000430	0000000	0000000	0000000	0000000	0000000	0000000		Address 0x0000	00000
_start:		0x00000448	00000000	00000000	0000000	00000000	00000000	0000000			,0000
la a0, array addi s0, zero,		0x00000460	0000000	0000000	0000000	0000000	0000000	0000000		V D Tag	Data
0 addi s1, zero,		0x00000478	0000000	0000000	0000000	0000000	0000000	0000000			
20 2dd c2 zoro		0x00000490	0000000	0000000	0000000	0000000	0000000	0000000			
add s2, zero, s0	0x000004a8	0000000	0000000	0000000	0000000	0000000	0000000		V D Tag	Data	
main_cycle:		0x000004c0	იიიიიიი	იიიიიიი	იიიიიიიი	0000000	0000000	0000000	•		_ _
beq s0, ◀	•	0x00003d0									

2023-02-05





File Machine Windows Help

된 🖸 🗽 🗽 🗽 1x 2x 5x 10x Unlimited Max 📑 芦 💾 🗵 🌲 🛸													
ion_sort.S	,	Memory							0 🗙	Data Cache	0 8		
// Simple	-	Word			-	Cached			•	Hit:	0		
algorithm -		Address	+0	+4	+8	+12	+16	+20		Miss:	0		
Selection Solt		0x00003d0	0000000	0000000	0000000	0000000	0000000	0000000		Memory reads:	0		
.option norelax		0x000003e8	00000000	00000000	00000000	00000000	00000000	00000000		Memory writes:	0		
.globl array .globl start		0x00000400	0000005	0000003	0000004	0000001	000000f	0000000		Memory stall cycles: Hit rate [.]	0 0.000%		
.globi _start	0x00000418	0000000	0000000	0000000	0000000	0000000	0000000		Improved speed:	100%			
.text		0x00000430	0000000	00000000	00000000	0000000	0000000	00000000		Address 0x0000	20000		
_start:		0x00000448	00000000	00000000	00000000	0000000	00000000	00000000					
la a0, array addi s0, zero,		0x00000460	0000000	0000000	0000000	0000000	0000000	0000000		V D Tag	Data		
0 addi s1. zero.		0x00000478	0000000	0000000	0000000	0000000	0000000	0000000		0			
addi s1, zero, 20 add s2, zero, s0		0x00000490	0000000	0000000	0000000	0000000	0000000	0000000					
	0x000004a8	0000000	0000000	0000000	0000000	0000000	0000000		V D Tag	Data			
main_cycle:		0x000004c0	იიიიიიი	იიიიიიი	იიიიიიიი	იიიიიიიი	იიიიიიი	0000000	•				
beq s0,	•	0x00003d0											





File Machine Windows Help

		•									
Ð 🔊 📐	н	1x 2x	5x 10x	Unlimited	Max 🥂) 📫 💾 (3 🐳 🔖				
on_sort.S		Memory							ð X	Data Cache	
/ Simple		Word			- (Cached			•	Hit:	0
algorithm -		Address	+0	+4	+8	+12	+16	+20		Miss:	0
		0x000003d0	0000000	0000000	0000000	0000000	0000000	0000000		Memory reads:	0
option norelax		0x000003e8	0000000	0000000	0000000	0000000	0000000	0000000		Memory writes:	0
globl array globl _start		0x00000400	0000005	0000003	0000004	0000001	000000f	0000000		Memory stall cycles: Hit rate:	0 0.000%
text		0x00000418	0000000	0000000	0000000	0000000	0000000	0000000		Improved speed:	100%
		0x00000430	0000000	0000000	0000000	0000000	0000000	0000000		Address 0x000	00000
start:		0x00000448	0000000	0000000	0000000	0000000	0000000	0000000		00000000	
a a0, array ddi s0, zero,		0x00000460	0000000	0000000	0000000	0000000	0000000	0000000		V D Tag	Data
ddi s1. zero.		0x00000478	0000000	0000000	0000000	0000000	0000000	0000000			
0 dd c2 zoro		0x00000490	0000000	0000000	0000000	0000000	0000000	0000000			
dd s2, zero,)	0x000004a8	0000000	0000000	0000000	0000000	0000000	0000000		V D Tag	Data	
nain_cycle:		0x000004c0	იიიიიიი	იიიიიიი	იიიიიიი	იიიიიიი	იიიიიიი	იიიიიიი	•		
beq s0,	0x00003d0									<u></u>	
Ready											





File Machine Windows Help



Readv





File Machine Windows Help



Readv





File Machine Windows Help







File Machine Windows Help

も	п	1x 2x	5x 10x	Unlimited	Max 📑	1	3 🕴 🔖				
ion_sort.S		Memory							Ø×	Data Cache	0 0
// Simple		Word			-	Cached			•	Hit:	1
algorithm -		Address	+0	+4	+8	+12	+16	+20		Miss:	2
Selection Solt		0x00003d0	0000000	0000000	0000000	0000000	0000000	0000000		Memory reads:	2
.option norelax		0x00003e8	00000000	00000000	00000000	00000000	00000000	0000000		Memory writes:	0
.globl array .globl _start		0×00000400	0000005	0000003	0000004	0000001	000000f	0000000		Memory stall cycles: Hit rate:	20 33.333%
text	0x00000418	0000000	0000000	0000000	0000000	0000000	0000000		Improved speed:	130%	
_start:	1	0x00000430	00000000	00000000	00000000	00000000	00000000	0000000		Address 0x0000)0404
		0x00000448	00000000	00000000	00000000	00000000	00000000	00000000			
addi s0, zero,		0x00000460	00000000	0000000	0000000	0000000	0000000	0000000		V D Tag 1 0 0x0000080 0x00	Data 000005
0 addi s1. zero.		0x00000478	0000000	0000000	0000000	0000000	0000000	0000000			000003
20 add s2 zero		0x00000490	0000000	0000000	0000000	0000000	0000000	0000000			
add s2, zero, s0	0x000004a8	0000000	0000000	0000000	0000000	0000000	0000000		V D Tag	Data	
main_cycle:		0x000004c0	იიიიიიი	იიიიიიი	იიიიიიი	იიიიიიი	იიიიიიი	იიიიიიი	-		
beq s0,	•	0x00003d0									





File Machine Windows Help

Ð 🤉 💽	🖸 🖸 🗽 🗽 🗽 1x 2x 5x 10x Unlimited Max 📑 🚔 😫 💺 🛸													
ion_sort.S		Memory							Ø×	Data Cache	Ø (
// Simple		Word			-	Cached			•	Hit:	1			
algorithm -		Address	+0	+4	+8	+12	+16	+20		Miss:	3			
Sciection Sole		0x000003d0	0000000	0000000	0000000	0000000	0000000	0000000		Memory reads:	3			
.option norelax		0x000003e8	00000000	00000000	00000000	00000000	00000000	0000000		Memory writes:	0			
.globl array .globl start		0x00000400	0000005	0000003	0000004	0000001	000000f	0000000		Memory stall cycles: Hit rate	30 25 000%			
text	0x00000418	0000000	0000000	0000000	0000000	0000000	0000000		Improved speed:	118%				
lext		0x00000430	0000000	00000000	00000000	0000000	0000000	0000000		Address 0x0000	0408			
_start:		0x00000448	00000000	00000000	00000000	00000000	00000000	0000000			0400			
la a0, array addi s0, zero,		0x00000460	0000000	0000000	0000000	0000000	0000000	0000000		V D Tag 1 0 0x0000080 0x000	Data)00005			
0 addi s1. zero.		0x00000478	0000000	0000000	0000000	0000000	0000000	0000000		1 0 0×0000080 0×000	00003			
addi s1, zero, 20 add_s2_zero		0x00000490	0000000	0000000	0000000	0000000	0000000	0000000						
s0	add s2, zero, s0	0x000004a8	0000000	0000000	0000000	0000000	0000000	0000000		V D Tag 1 0 0x0000081 0x000	Data)00004			
main_cycle:		0x000004c0	იიიიიიი	იიიიიიი	იიიიიიი	იიიიიიი	იიიიიიი	0000000	•					
beq s0, ◀	•	0x00003d0												





File Machine Windows Help

🗊 🖸 🗽 🗽 🗽 1x 2x 5x 10x Unlimited Max 📑 ᅼ 블 🗵 🗼 🛸													
ion_sort.S		Memory							@ ×	Data Cache		ØX	
// Simple sorting		Word			- (Cached			•	Hit:	1		
algorithm - selection sort		Address	+0	+4	+8	+12	+16	+20		Miss:	4		
Sciection Sole		0x000003d0	0000000	0000000	0000000	0000000	0000000	0000000		Memory reads:	4		
.option norelax		0x000003e8	0000000	0000000	0000000	0000000	0000000	0000000		Memory writes:)		
.globl array .globl _start		0x00000400	0000005	0000003	0000004	0000001	000000f	0000000		Hit rate:	+0 20.000%		
.text	0x00000418	0000000	0000000	0000000	0000000	0000000	0000000		Improved speed:	111%			
		0x00000430	0000000	0000000	0000000	0000000	0000000	0000000		Address 0x00000)40c		
_start:		0x00000448	0000000	0000000	0000000	0000000	0000000	0000000		0000081 1			
la a0, array addi s0, zero,		0x00000460	0000000	0000000	0000000	0000000	0000000	0000000		V D Tag 1 0 0x0000080 0x0000	Data 00005		
0 addi s1, zero,		0x00000478	0000000	0000000	0000000	0000000	0000000	0000000			0003		
addi s1, zero, 20 add s2, zero, s0		0x00000490	0000000	0000000	0000000	0000000	0000000	0000000					
	0x000004a8	0000000	0000000	0000000	0000000	0000000	0000000		V D Tag 1 0 0x0000081 0x0000	Data 00004			
main_cycle:		0x000004c0	იიიიიიი	იიიიიიი	იიიიიიიი	იიიიიიი	იიიიიიი	იიიიიიი	•		0001		
beq s0, ◀	-	0x00003d0											





File Machine Windows Help

Ð 9 ►	н	1x 2x	5x 10x	Unlimited	Max) 🖆 🔡 🛛	3 🕴 🥎				
ion_sort.S		Memory							Ø×	Data Cache	ØX
// Simple		Word			-	Cached			•	Hit:	1
algorithm -		Address	+0	+4	+8	+12	+16	+20		Miss:	5
Selection Solt		0x00003d0	00000000	00000000	00000000	00000000	00000000	0000000		Memory reads:	5
.option norelax		0x00003e8	00000000	00000000	00000000	00000000	00000000	0000000		Memory writes:	0
.globl array .globl _start		0x00000400	00000005	0000003	0000004	0000001	000000f	0000000		Memory stall cycles: Hit rate:	50 16.667%
toxt	0x00000418	00000000	00000000	0000000	0000000	0000000	0000000		Improved speed:	107%	
_start:		0x00000430	00000000	00000000	00000000	00000000	00000000	00000000		Address 0x0000)0410
la a0, array addi s0, zero,		0x00000460	00000000	00000000	00000000	00000000	00000000	00000000		V D Tag 1 0 0x0000082 0x00	Data 00000f
0 addi s1. zero.		0x00000478	00000000	0000000	0000000	0000000	0000000	0000000			000003
addi s1, zero, 20 add s2, zero, s0	0x00000490	0000000	0000000	0000000	0000000	0000000	0000000				
	0x000004a8	0000000	0000000	0000000	0000000	0000000	0000000		V D Tag 1 0 0x00000081 0x000	Data 000004	
main_cycle:		0x000004c0	იიიიიიი	იიიიიიი	იიიიიიიი	იიიიიიი	იიიიიიი	0000000	•		000001
beq s0,	•	0x00003d0									





File Machine Windows Help

🖸 🖸 🗽 🗽 🗽 1x 2x 5x 10x Unlimited Max 📑 🚰 💾 🗵 🐳 🛸													
ion_sort.S		Memory							Ø×	Data Cache		0 X	
// Simple sorting		Word			- (Cached			•	Hit:	1		
algorithm -		Address	+0	+4	+8	+12	+16	+20		Miss:	6		
Selection Solt		0x00003d0	0000000	0000000	0000000	0000000	0000000	0000000		Memory reads:	6		
.option norelax	<	0x00003e8	00000000	00000000	00000000	00000000	00000000	0000000		Memory writes:	0		
. globl array .globl _start		0×00000400	0000005	0000003	00000004	00000001	000000f	0000000		Memory stall cycles: Hit rate:	60 14.286%		
toxt	0x00000418	0000000	00000000	0000000	00000000	0000000	0000000		Improved speed:	104%			
lext		0x00000430	0000000	0000000	0000000	0000000	0000000	0000000		Address 0x0000	0400		
_start:		0x00000448	00000000	00000000	00000000	00000000	00000000	0000000		00000080 0	5100		
la a0, array addi s0, zero,		0x00000460	0000000	0000000	0000000	0000000	0000000	0000000		V D Tag 1 0 0x00000082 0x000	Data 0000f		
0 addi s1. zero.		0x00000478	0000000	0000000	0000000	0000000	0000000	0000000		1 0 0×0000080 0×000	00003		
20 2dd c2 zoro		0x00000490	0000000	0000000	0000000	0000000	0000000	0000000					
add s2, zero, s0	0x000004a8	0000000	0000000	0000000	0000000	0000000	0000000		V D Tag 1 0 0x0000080 0x000	Data 00005			
main_cycle:	main_cycle:	0x000004c0	იიიიიიი	იიიიიიი	იიიიიიი	იიიიიიი	იიიიიიიი	0000000	•		00001		
beq s0,	-	0x00003d0											





File Machine Windows Help

🗊 🖸 🗽 🗽 🗽 1x 2x 5x 10x Unlimited Max 📑 ᅼ 旹 🗵 🗼 🛸													
ion_sort.S		Memory							@ X	Data Cache	6	9 🗙	
// Simple		Word			-	Cached			-	Hit:	1		
algorithm -		Address	+0	+4	+8	+12	+16	+20		Miss:	6		
Selection Solt		0x000003d0	0000000	0000000	0000000	0000000	0000000	0000000		Memory reads:	6		
.option norelax		0x000003e8	0000000	0000000	0000000	0000000	0000000	0000000		Memory writes:	0		
.globl array .globl start		0x00000400	0000005	0000003	0000004	0000001	000000f	0000000		Memory stall cycles: Hit rate:	60 14 286%		
text	0x00000418	0000000	0000000	0000000	0000000	0000000	0000000		Improved speed:	104%			
lext		0x00000430	00000000	00000000	00000000	0000000	0000000	0000000		Address 0x0000	0400		
_start:		0x00000448	00000000	00000000	00000000	0000000	00000000	00000000)400		
la a0, array addi s0, zero,		0x00000460	0000000	0000000	0000000	0000000	0000000	0000000		V D Tag 1 0 0x0000082 0x000	Data 0000f		
0 addi s1. zero.		0x00000478	0000000	0000000	0000000	0000000	0000000	0000000			00003		
addi s1, zero, 20 add s2, zero, s0		0x00000490	0000000	0000000	0000000	0000000	0000000	0000000					
	0x000004a8	0000000	0000000	0000000	0000000	0000000	0000000		V D Tag 1 0 0x0000080 0x000	Data 00005			
main_cycle:		0x000004c0	იიიიიიი	იიიიიიი	იიიიიიი	იიიიიიი	იიიიიიი	0000000	•		00001		
beq s0,		0x00003d0											





File Machine Windows Help



Readv





File Machine Windows Help

🗊 🖸 🗽 🗽 🗽 1x 2x 5x 10x Unlimited Max 📑 츰 븜 🛛 🗼 🛸													
ion_sort.S	•	Memory							Ø×	Data Cache		ØX	
// Simple sorting		Word			- (Cached			•	Hit:	3		
algorithm -		Address	+0	+4	+8	+12	+16	+20		Miss:	6		
Sciection Sole		0x00003d0	0000000	00000000	0000000	0000000	0000000	0000000		Memory reads:	6		
.option norelax		0x000003e8	0000000	0000000	0000000	0000000	0000000	0000000		Memory writes:	0		
.globl array .globl _start		0x00000400	00000001	0000003	0000004	00000005	000000f	0000000		Memory stall cycles: Hit rate:	60 33.333%		
toxt	0x00000418	0000000	0000000	0000000	0000000	0000000	0000000		Improved speed:	130%			
		0x00000430	0000000	0000000	0000000	0000000	0000000	0000000		Address 0x0000)040c		
_start:		0x00000448	00000000	00000000	00000000	00000000	00000000	0000000		00000081 1			
la a0, array addi s0, zero,		0x00000460	0000000	0000000	0000000	0000000	0000000	0000000		V D Tag 1 0 0x0000082 0x000	Data 00000f		
0 addi s1, zero,		0x00000478	0000000	0000000	0000000	0000000	0000000	0000000			00003		
20		0x00000490	0000000	0000000	0000000	0000000	0000000	0000000					
add s2, zero, s0	0x000004a8	0000000	0000000	0000000	0000000	0000000	0000000		V D Tag 1 1 0x00000080 0x000	Data)00001			
main_cycle:		0x000004c0	იიიიიიი	იიიიიიი	იიიიიიიი	იიიიიიიი	იიიიიიი	0000000	•		100005		
beq s0,	•	0x00003d0											





File Machine Windows Help



Readv





File Machine Windows Help



Readv



Example: Selection Sort 11 - Fence



File Machine Windows Help

			ens neip											
もっ	н	H	1x 2x 5	x 10x	Unlimited	Max	•	🚰 💾 🛛 🔸						
ion_sort.S	F	Prog	ram				0 X	Memory				ð×	Data Cache	0 1
sı, main_cycle_en		Foll	ow fetch				•	Word	•	Ca	ched	-	Hit:	27
d		Вр	Address		Instruction			Address	+0		+4		Miss:	8
add t0,			0x0000024c	add x5,	x10, x8			0x00003e8	0000000	00 0	00000000		Memory reads:	8
lw s4,			0x00000250	lw x21,	0(x5)			0x000003f0	0000000	00 0	00000000		Memory writes:	5
0(t0) // lw s4, array(s0) add s3, s0, zero add s2, s0, zero			0x00000254	sw x20,	0(x5)			0x00003f8	0000000	00 0	00000000		Memory stall cycles	5: 125 77 1/2%
			0x0000258	add x5,	x10, x19			0x00000400	000000	01 (0000003		Improved speed:	212%
			0x0000025c	sw x21,	0(x5)			0x00000408	0000000	04 (00000005		Address 0x0000	0004
inner_cycle:			0x0000260	addi x8,	x8, 4			0x00000410	0000000	Of (00000000		00000000 1	
beq s2, s1,			0x0000264	jal x0, 0	x214			0x00000418	000000	00 0	00000000		V D Tag	Data
inner_cycle_en d			0x0000268	fence				0x00000420	000000	00 0	00000000			
add			0x000026c	ebreak				0x00000428	0000000	00 0	00000000			
t0, a0, s2			0x00000270	jal x0, 0	x268			0x00000430	0000000	00 0	00000000		V D Tag	Data
s5, array(s2)			Nx0000274	unknow	n		•	0x00000438	იიიიიი		იიიიიიი	-		
· · · · · · · · · · · · · · · · · · ·		0x0	000024c					0x00003e8						



Example: Selection Sort 11 - Fence



File Machine Windows Help

The Placinic		ons neip									
Ð 🕨 🗉	M	1x 2x 5	x 10x Unlimite	d Max	0	ё 🗎 🛛 🤞					
ion_sort.S	Prog	ram			ð×	Memory			0 X	Data Cache	Ø×
sı, main_cycle_en d	Follow fetch				•	Word -		Cached	-	Hit:	27
	Вр	Address	Instructio	n		Address	+0	+4		Miss:	8
add t0, a0, s0 lw s4, 0(t0) // lw s4, array(s0)		0x0000024c	add x5, x10, x8			0x00003e8	0000000	00000000		Memory reads:	8
		0x00000250	lw x21, 0(x5)			0x000003f0	0000000	00000000		Memory writes:	5
	0x00000254 sw x20, 0(x5)			0x000003f8	0000000	0 00000000 Memory sta	Memory stall cycles	5: 125 77 1/3%			
add s3, s0, zero		0x0000258	add x5, x10, x19			0x00000400	0000000	1 00000003		Improved speed:	212%
add s2, s0, zero		0x0000025c	sw x21, 0(x5)			0x00000408	0000000	4 00000005		Address 0x00000	0004
inner_cycle: beq s2, s1, inner_cycle_en d		0x0000260	addi x8, x8, 4			0x00000410	0000000	f 00000000		00000000 1	
	0x0000264 jal x0, 0x214 0x0000268 fence			0x00000418	0000000	0 0000000		V D Tag	Data		
		0x0000268	fence			0x00000420	0000000	0 0000000			
add t0, a0, s2		0x0000026c	ebreak			0x00000428	0000000	00000000			
Iw s5, 0(t0) // Iw s5, array(s2)		0x00000270	jal x0, 0x268		•	0x00000430	0000000	00000000		V D Tag	Data
		0x00000274	unknown			-	0x00000438	იიიიიი	0000000	•	
	0x0	000024c				0x000003e8					



Example: Selection Sort 11 - Fence



File Machine Windows Help

Ð 🕨 🗉	H 1x	2x 5	x 10x Unlimited	Max	9	🚰 💾 🛛 🤞	-				
ion_sort.S	n_sort.S Program				×	Memory				Data Cache	0 🛙
sı, main_cycle_en d	Follow fetch					Word -		Cached		Hit:	27
	Bp Ad	ldress	Instruction			Address	+0	+4		Miss:	8
add t0, a0, s0 lw s4, 0(t0) // lw s4, array(s0) add s3, s0, zero add s2, s0, zero	0x00	00024c	add x5, x10, x8			0x000003e8	0000000	0000000		Memory reads:	8
	0x00	000250	lw x21, 0(x5)	_		0x000003f0	0000000	00000000		Memory writes:	5 es: 125 77 143%
	0x00000254 s 0x00000258 a	000254	sw x20, 0(x5)			0x00003f8	0000000	00000000		Memory stall cycles	
		add x5, x10, x19			0x00000400	0000000	1 0000003	Improved spee	Improved speed:	: 212%	
	0x00	00025c	sw x21, 0(x5)			0x00000408	0000004	4 0000005		Address 0x000	00004
inner_cycle: beq s2, s1, inner_cycle_en d	0x00	000260	addi x8, x8, 4			0x00000410	0000000	0000000		00000000 1	
	0x00000264 jal x0, 0x214			0x00000418	0000000	00000000		V D Tag	Data		
	0x0000268 fence				0x00000420	0000000	00000000				
add t0 a0 s2	0x00	00026c	ebreak			0x00000428	0000000	00000000			
Iw s5, 0(t0) // Iw s5, array(s2)	0x00	0x00000270 jal x0, 0x268			0x00000430	0000000	00000000		V D Tag	Data	
	0x00	000274	unknown	-		0x00000438	0000000	იიიიიიი	-		- - '
	0x000024c					0x00003e8					


Example: Selection Sort 11 - Fence



File Machine Windows Help

Ð 🔊 📐	н	H	1x 2x 5	x 10x Unlimited	Max 📑	首 💾 🛛 🕴	-					
ion_sort.S		Program				a Memory				🛛 🗷 Data Cache		
sı, main_cycle_en		Follow fetch			•	- Word - Cached			•	Hit:		
d		Вр	Address	Instruction		Address	+0	+4		Miss:	8	
add t0, a0, s0 lw s4, 0(t0) // lw s4, array(s0)	,		0x0000024c	add x5, x10, x8		0x000003e8	0000000	0000000		Memory reads:	8	
			0x00000250	lw x21, 0(x5)		0x000003f0	00000000	0000000		Memory writes:	5	
			0x00000254	sw x20, 0(x5)	_	0x000003f8	0000000	00000000		Memory stall cycles	: 125	
add s3, s0, zero			0x00000258	add x5, x10, x19		0x00000400	0000001	0000003		Improved speed:	77.143% 212%	
add s2, s0, zero			0x0000025c	sw x21, 0(x5)		0x00000408	0000004	0000005		Address 0x00000	0004	
inner_cycle: beq s2,			0x00000260	addi x8, x8, 4		0x00000410	000000f	0000000				
			0x00000264	jal x0, 0x214		0x00000418	0000000	00000000		V D Tag	Data	
inner_cycle_en			0x00000268	fence		0x00000420	0000000	00000000				
add			0x0000026c	ebreak		0x00000428	0000000	00000000				
Iw s5, 0(t0) // Iw s5, array(s2)			0x00000270	jal x0, 0x268		0x00000430	0000000	00000000		V D Tag	Data	
			Nx0000074	unknown	•	0x00000438	იიიიიიი	0000000	•			
<u>،</u>	•	0x0	000024c			0x00003e8						

Ready



Cache Configuration



刊 ク 🕨 🗉	1x 2x 5x 1	.0x Unlimited Max 📑	📁 💾 🛛 🗼 🖏			
ion_sort.S	Data Cache	M Dialog ×				
sı, main_cycle_en d	Hit: Miss:	BasicCoreMemory✓ Enable cache	Program cache Data cac	che OSE		
add t0, a0, s0 lw s4, 0(t0) // lw s4, array(s0) add s3, s0, zero	Memory reads: Memory writes: Memory stall cycles: Hit rate: Improved speed:	Number of sets: Block size: Degree of associativity:	2 • 1 • 2 •			
add s2, s0, zero inner_cycle: beq s2,		Replacement policy: Writeback policy:	Least Recently Used (LRU) Write back	• •		
s1, inner_cycle_en d t0, a0, s2 lw s5, 0(t0) // lw s5, array(s2)		Example	Start empty Load machin	ne Cancel		
			LD			



Cache Configuration: Replacement Policy



E 🤈 🕨 🗉	1x 2x 5x 1	LOx Unlimited Max 📑 ᅼ 💾 🗵 🗼 👒	
ion sort.S	Data Cache	✿ Dialog	Ø×
SI, main_cycle_en	Hit:	Basic Core Memory Program cache Data cache OS E	
d	Miss:	✓ Enable cache	
add t0, a0, s0 lw s4, 0(t0) // lw s4, array(s0) add s3, s0, zero	Memory reads: Memory writes:	Number of sets: 2	
	Memory stall cycles: Hit rate: Improved speed:	Block size:	
		Degree of associativity: Random	
add s2,		Replacement policy: Least Recently Used (LRU)	
inner_cycle:		Writeback policy: Least Frequently Used (LFU)	
beq s2, s1, inner_cycle_en d			
add t0, a0, s2 lw s5, 0(t0) // lw s5, array(s2)		Example Start empty Load machine Cancel	



Cache Configuration: Writeback Policy



Ð 🤊 🕨 .	1x 2x 5x 1	.0x Unlimited Max 📑 📑 🛛 🐳 🛸				
ion_sort.S	Data Cache	• Dialog ×				
main_cycle_en d	Hit: Miss:	Basic Core Memory Program cache Data cache OS E ✓ Enable cache				
add t0, a0, s0 lw s4,	Memory reads: Memory writes:	Number of sets: 2				
0(t0) // lw s4, array(s0) add s3, s0, zero add s2, s0, zero	Memory stall cycles Hit rate: Improved speed:	Block size: 1 Degree of associativity: Arite through a negligents				
		Replacement policy: Write through - write allocate				
inner_cycle: beq s2,		Writeback policy: Write back				
sı, inner_cycle_en d						
add t0, a0, s2 lw		Example Start empty Load machine Cancel				
s5, array(s2)						



Cache Shape Visualization

Ryt





Program Cache



File Machine	Windows Help						
その	1x 2x 5x	10x Unli	mited Max 📑 ᅼ 💾 🛛	•	•		
Unknown	Program Cache			ox (Data Cache		Øð
//Final infinite	Hit:	0			Hit:	76	
end_loop:	Miss:	1117			Miss:	104	
fence // flush cache	Memory reads:	1117			Memory reads:	99	
memory	Memory writes:	0			Memory writes:	30	
// stop the	Memory stall cycles	: 11170			Memory stall cycles:	1265	
simulator	Hit rate:	0.000%			Hit rate:	42.222%	
end_loop	Improved speed:	91%			Improved speed:	125%	
.org 0x400							
.data // .align 2 // not supported by QtRVSsim							
array: .word 5, 3, 4, 1, 15, 8, 9, 2, 10, 6, 11, 1, 6, 9, 12 // Specify location to		Address 0000009b	0x0000026c			Address 0X0000014	

2023-02-05

QtRvSim – Education from Assembly to Pipeline, Cache Performance, and C Level Programming @ FOSDEM





#pragma qtrvsim show registers #pragma qtrvsim show memory #pragma qtrvsim focus memory array





Pipeline

Interstage Registers Data Hazards Forwarding

2023-02-05

QtRvSim – Education from Assembly to Pipeline, Cache Performance, and C Level Programming @ FOSDEM



Enabling Pipeline



Machine Windows Help File 2x 5x 10x Unlimited Max 🔀 🤳 🚱 1x selection sort.S Core auu 55, 50, 2ero add s2. s0. zero 🛚 Dialog inner_cycle: beg s2, s1, inner cycle end Basic Core Memory Program cache Data cache OS E add t0, a0, s2 lw s5, 0(t0) // lw s5, array(s2) Preset // expand bgt s5, s4, not minimum O No pipeline no cache slt t0, s4, s5 bne t0, zero, not minimum No pipeline with cache • Pipelined without hazard unit and without cache addi s3, s2, 0 addi s4, s5, 0 O Pipelined with hazard unit and cache not minimum: addi s2. s2. 4 O Custom inner cycle inner cycle end: add t0, a0, s0 Reset at compile time (reload after make) **lw s5**, **0(t0)** // lw s5, array(s0) **sw s4**, **0(t0)** // sw s4, array(s0) Elf executable: Browse add t0, a0, s3 **sw s5**, **0(t0)** // sw s5, array(s3) Start empty Load machine Cancel Example addi s0, s0, 4 j main cycle

2023-02-05







Core selection_sort.S









Core selection_sort.S











Program View







Program View













Data Signals































Hazard Unit Configuration







Hazard Unit Configuration







Hazard Unit Configuration







Forwarding Paths



File Machine Windows Help



keauy

2023-<u>02-05</u>



Forwarding Paths



File Machine Windows Help



Ready



Forwarding Paths



File Machine Windows Help



keauy

2023-02-05



Forward vs Stall





Forward

Stall Only



Data Hazard Example 1



File Machine Windows Help



2023-02-05



Data Hazard Example 2







Data Hazard Example 3





















File Machine Windows Help



Ready






















File Machine Windows Help







File Machine Windows Help







File Machine Windows Help







File Machine Windows Help



2023-02-05





File Machine Windows Help







File Machine Windows Help







File Machine Windows Help







File Machine Windows Help







File Machine Windows Help



2023-02-05





File Machine Windows Help







File Machine Windows Help







File Machine Windows Help



Ready

2023-02-05





File Machine Windows Help



Ready

2023-02-05





File Machine Windows Help



2023-02-05





Command Line Interface

Testing Automation Quantitative Analysis





>>> qtrvsim_cli --asm program.S --trace-fetch





- >>> qtrvsim_cli --asm program.S --trace-fetch
- Fetch: addi x1, x0, 17
- Fetch: addi x2, x0, 34
- Fetch: lw x4, 68(x0)
- Fetch: addi x5, x4, 85
- Fetch: beq x0, x0, 0x22c
- Fetch: addi x21, x0, 17
- Machine stopped on BREAK exception.
- Fetch: ebreak



CLI Capabilities

- Assembler
- Configuration
- Pipeline stage tracing
- Registers and memory tracing
- Register, memory and diagnostic data dump
- Memory load from file







Peripherals and OS Emulation

Syscalls LED Knobs LCD Terminal C programming

2023-02-05



OS Template



SХ TUX мах Uniimitea ZX ТΧ Terminal ിത Program ØX template.S template-os.S Core Follow fetch \mathbf{w} start: start: Bp Address Instruction addi a7, zero, NR write // load syscall number // load file descriptor addi a0. zero. 1 0x000001dc unknown addi a1, zero, text 1 // load text address 0x000001e0 unknown addi a2, zero, text 1 e - text 1 // load text length Input: ecall // print the text 0x000001e4 unknown Memory ØX addi a7, zero, NR exit // load syscall numver 0x000001e8 unknown addi a0, zero, 0 // load status argument Word Direct • \mathbf{T} ecall // exit 0x000001ec unknown Address +00x000001f0 unknown final: ebreak // request developer 0x0000000 0000000 0x000001f4 unknown interaction ial zero, final 0x0000004 0000000 0x000001f8 unknown 0x0000008 0000000 .data 0x000001fc unknown .org 0x400 0x000000c 0000000 0x00000200 addi x17. data 1: .word 1, 2, 3, 4 0x0000010 0000000 0x00000204 addi x10. "Hello world.\n" .ascii // store ASCII text 1: 0x00001dc 0x00000000

2023-02-05



OS Template



SХ TUX мах Uniimitea ZX ТΧ Terminal ിത Program ØX template.S template-os.S Core Follow fetch \mathbf{w} start: start: Bp Address Instruction addi a7, zero, NR write // load syscall number // load file descriptor addi a0. zero. 1 0x000001dc unknown addi a1, zero, text 1 // load text address 0x000001e0 unknown addi a2, zero, text 1 e - text 1 // load text length Input: ecall // print the text 0x000001e4 unknown Memory ØX addi a7, zero, NR exit // load syscall numver 0x000001e8 unknown addi a0, zero, 0 // load status argument Word Direct • \mathbf{w} ecall // exit 0x000001ec unknown Address +00x000001f0 unknown final: ebreak // request developer 0x0000000 0000000 0x000001f4 unknown interaction ial zero, final 0x0000004 0000000 0x000001f8 unknown 0x0000008 0000000 .data 0x000001fc unknown .org 0x400 0x000000c 0000000 0x00000200 addi x17. data 1: .word 1, 2, 3, 4 0x0000010 0000000 0x00000204 addi x10. "Hello world.\n" text 1: .ascii // store ASCII 0x00001dc 0x00000000

2023-02-05





Input:

2023-02-05

CTU

CZECH TECHNICAL UNIVERSITY IN PRAGUE





2023-02-05

CTU

CZECH TECHNICAL UNIVERSITY IN PRAGUE





Input:

2023-02-05

CTU

CZECH TECHNICAL UNIVERSITY IN PRAGUE





Input:

2023-02-05

CTU

CZECH TECHNICAL UNIVERSITY IN PRAGUE





2023-02-05

Input:

CTU

CZECH TECHNICAL UNIVERSITY IN PRAGUE





2023-02-05

Input:

CTU

CZECH TECHNICAL UNIVERSITY IN PRAGUE





Input:

2023-02-05

CTU

CZECH TECHNICAL UNIVERSITY IN PRAGUE





Input:

2023-02-05

CTU

CZECH TECHNICAL UNIVERSITY IN PRAGUE





2023-02-05

Input:

CTU

CZECH TECHNICAL UNIVERSITY IN PRAGUE





2023-02-05

Input:

CTU

CZECH TECHNICAL UNIVERSITY IN PRAGUE





2023-02-05

CTU

CZECH TECHNICAL UNIVERSITY IN PRAGUE





2023-02-05

CTU

CZECH TECHNICAL UNIVERSITY IN PRAGUE





2023-02-05

CTU

CZECH TECHNICAL UNIVERSITY IN PRAGUE





2023-02-05

CTU

CZECH TECHNICAL UNIVERSITY IN PRAGUE





void exit(int status)

ssize_t read(int fd, void *buf, size_t count) __N

ssize_t write(int fd, const void *buf, size_t count)

int close(int fd)

int <u>openat</u>(int dirfd, const char *pathname, int flags, mode_t
 mode)

void * brk(void *addr)

int ftruncate(int fd, off_t length)

ssize_t <u>readv</u>(int fd, const struct iovec *iov, int iovcnt)
ssize_t writev(int fd, const struct iovec *iov, int iovcnt)












































Motivation for Peripherals Emulation





https://cw.fel.cvut.cz/b212/courses/b35apo/en/documentation/mz_apo/startv

2023-02-05

QtRvSim – Education from Assembly to Pipeline, Cache Performance, and C Level Programming @ FOSDEM



riscv32-elf-gcc test.c -o test

```
riscv64-unknown-elf-gcc -ggdb -mabi=ilp32
-march=rv32im test.c -o test
```



Example: Frame Buffer 1



E 0 D	и н 1х		10 1	11	NA 📧 🚄	<u> </u>	20 B.						
Control and	Status Registers	Basic	Core	Memory	Program cacl	ie Da	ata cache	OS E			@ X		
mvendorid marchid	0x0 0x0	Preset	Preset								1 LED RGB 2		
mimpid	0x0	No	pipeline	e no cache					0000000				
LCD Display	\bigcirc No pipeline with cache							00000					
	 Pipelined without hazard unit and without cache Pipelined with hazard unit and cache)				
	○ Custom							Green K	nob	Blue Knob			
Terminal		✓ Rese	t at com	npile time (reload after ma	ke)			ecimal	S 🕌 Wor	d decimal		
Hello worl	d.	Elf exec	cutable:	fb-text				Browse	00		0		
Input:				Example	e Start empty	Load	machine	Cancel	0000000	00000	000000000		



Example: Frame Buffer 1



Ð 9	н н 1x	Dialog	10 1	111111	📧 🚅 I		<u> </u>	×			
Control and Status Registers Basic Core Memory Program cache Data cache OS E							Øx				
mvendorid	0x0			, server j	j i i gi di i i di di				1		
marchid	0x0	Preset							I LED RGB 2		
mimpid	0x0	No	nipeline	no cache							
LCD Display	y									0000000	
			pipeline	e with cach	e						
		O Pip	elined v	vithout haz	ard unit and wit	hou	it cache				
		○ Pip	elined v	vith hazard	unit and cache						
		⊖ Cu	stom						Green H	۲nob	Blue Knob
									25	55 🗘	0
Ierminal		✓ Rese	t at con	npile time (reload after ma	ke)			ecimal	Wor	rd decimal
Hello worl	d.	Elf exe	cutable:	fb-text				Browse	00		0
Input:				Example	e Start empty	Loa	ad machine	Cancel	000000	00000	00000000
									000000	10000	00000000



Example: Frame Buffer 1



Ð 9	III IX 1		10	11994	Maaa 📧 🚄			~				
Control and	Status Registers	Basic	Core	Memory	Program cacl	ne	Data cache	OS E			6	
mvendorid	0x0 0x0	Preset	Preset							1 LED RGB 2		
mimpid LCD Display	0x0 /	 No No Pine 	 No pipeline no cache No pipeline with cache Dis alias davitheast has and with a start south 							0000	0000	
	 Pipelined with hazard unit and cache Custom 						Green I	<nob< td=""><td>Blue Knob</td></nob<>	Blue Knob			
Terminal		✓ Reset	t at com	npile time (reload after ma	ake)			ecimal	Wo	rd decimal	
Hello worl	d.	Elf exec	utable:	fb-text				Browse	00		0	
Input:				Example	e Start empty	Lo	ad machine	Cancel	000000	00000	000000000	







Ready

2023-02-05



NewLib Example Project



master ~ stud-support /	seminaries / qtrvsim / os-emu-example History Find file	⊻ × Clone ×
Name	Last commit	Last update
🚸 .gitignore	seminaries/qtrvsim/os-emu-example: initial version of C libra	2 months ago
Makefile	seminaries/qtrvsim/os-emu-example: initial version of C libra	2 months ago
[밝] crt0local.S	seminaries/qtrvsim/os-emu-example: initial version of C libra	2 months ago
C malloc-test.c	seminaries/qtrvsim/os-emu-example: initial version of C libra	2 months ago
h qtrvsim_regs.h	seminaries/qtrvsim/os-emu-example: initial version of C libra	2 months ago
c qtrvsim_sys_stub.c	seminaries/qtrvsim/os-emu-example: remap open(at) flags t	2 months ago
h qtrvsim_unistd.h	seminaries/qtrvsim/os-emu-example: initial version of C libra	2 months ago

https://gitlab.fel.cvut.cz/b35apo/stud-support/-/tree/master/seminaries/qtrvsim/os-emu-example



File Machine Windows Holn

Example: NewLib Malloc 1



The Machine Windows He							1
된 이 🕨 II 🛏 1x	🛚 Dialog					×	
	Basic	Core	Memory	Program cache	Data cache	OS E 🔹 🕨	
llove the world	Preset No No Pip Pip	pipeline pipeline elined w elined w	e no cache e with cache vithout haza vith hazard	e ard unit and with unit and cache	out cache		
	✓ Rese Elf exec	t at con cutable:	npile time (malloc-te Example	reload after make est e Start empty L	e) oad machine	Browse	



File Machine Windows Holn

Example: NewLib Malloc 1



	εip						1
된 이 🕨 II 🛏 1x	🛚 Dialog			·	v	×	
	Basic	Core	Memory	Program cache	Data cache	OS E 🔹 🕨	
llove the world	Preset No No Pip Cus	pipeline pipeline elined v elined v	e no cache e with cache vithout haza vith hazard	e ard unit and witho unit and cache	ut cache		
	Browse						
			Example	e Start empty Lo	bad machine	Cancel	



File Machine Windows Holn

Example: NewLib Malloc 1



9 🕨 II 🖬 1x	Dialog X								
	Basic Core Memory Program cache Data cache OS E								
	Preset								
l love the world	 No pipeline no cache No pipeline with cache Pipelined without hazard unit and without cache Pipelined with hazard unit and cache Custom 								
	Reset at compile time (reload after make)								
	Elf executable: malloc-test Browse								
	Example Start empty Load machine Cancel								



Example: NewLib Malloc 2



Machine Windows Help File + 6 1x 2x 5x 10x Unlimited Max X Terminal ØX Program ØX Core ∢ | ▶ ter Follow fetch Starting malloc-test • Alloc of chunk 0, len 0 address 0x1e2e0 Address Instruction Bp 0x000102a4 addi x17, x0, 64 0x000102a8 ecall 0x000102ac bge x10, x0, 0x102b4 0x000102b0 addi x10, x0, -1 0x000102b4 jalr x0, 0(x1) 0x000102b8 addi x10, x0, -1 0x000102bc jalr x0, 0(x1) 0x000102c0 addi x2, x2, -48 -0x000102a4 Input:

Ready

2023-02-05

QtRvSim – Education from Assembly to Pipeline, Cache Performance, and C Level Programming @ FOSDEM



Example: NewLib Malloc 3



Machine Windows Help File 🔸 🌍 1x 2x 5x 10x Unlimited Max X Terminal ിത Program ØX Core ∢ | ▶ ter Follow fetch Starting malloc-test • Alloc of chunk 0, len 0 address 0x1e2e0 Address Instruction Bp Alloc of chunk 1, len 137 address 0x1e2f0 0x000102a4 addi x17, x0, 64 Alloc of chunk 2, len 274 address 0x1e518 Alloc of chunk 3, len 411 address 0x1e968 0x000102a8 ecall Alloc of chunk 4, len 548 address 0x1efd8 Chunk 0 check OK 0x000102ac bge x10, x0, 0x102b4 0x000102b0 addi x10, x0, -1 0x000102b4 jalr x0, 0(x1) 0x000102b8 addi x10, x0, -1 0x000102bc jalr x0, 0(x1) 0x000102c0 addi x2, x2, -48 -0x000102a4 Input:

Ready

2023-02-05



Example: NewLib Malloc 4



Machine Windows Help File 🔸 🌍 1x 2x 5x 10x Unlimited Max Terminal ിത Program ØX Core ter 4 I 🕨 Follow fetch Starting malloc-test • Alloc of chunk 0, len 0 address 0x1e2e0 Address Instruction Bp Alloc of chunk 1, len 137 address 0x1e2f0 0x000102a4 addi x17, x0, 64 Alloc of chunk 2, len 274 address 0x1e518 Alloc of chunk 3, len 411 address 0x1e968 0x000102a8 ecall Alloc of chunk 4, len 548 address 0x1efd8 Chunk 0 check OK 0x000102ac bge x10, x0, 0x102b4 Chunk 1 check OK 0x000102b0 addi x10, x0, -1 Chunk 2 check OK Chunk 3 check OK 0x000102b4 jalr x0, 0(x1) Chunk 4 check OK 0x000102b8 addi x10, x0, -1 Succeed malloc-test 0x000102bc | jalr x0, 0(x1) 0x000102c0 addi x2, x2, -48 0x000102a4 Input:

Ready

2023-02-05





Conclusion

FAQ Future Plans & Wishes Calls for Cooperation Materials

2023-02-05

QtRvSim – Education from Assembly to Pipeline, Cache Performance, and C Level Programming @ FOSDEM





• Cycle accuracy





- Cycle accuracyYES* •





- Cycle accuracy
 - **YES***
- **RISC-V official tests compliant**
 - YES (NEW in 0.9.4), part of the CI





- Cycle accuracy
 - **YES***
- **RISC-V official tests compliant**
 - YES (NEW in 0.9.4), part of the CI
- ISA extensions support
 - RV32IM, RV64IM (CLI only), Zicsr (NEW in 0.9.4!)





- Cycle accuracy
 - **YES***
- **RISC-V official tests compliant**
 - YES (NEW in 0.9.4), part of the CI
- ISA extensions support
 - RV32IM, RV64IM (CLI only), Zicsr (NEW in 0.9.4!)
- Virtual memory / MMU
 - Not yet (**student work planned**)



- Interupts
- Compressed ISA support
 - Visualization
- Instruction encoding detailed view
- Run minimal **riscv64-linux-elf**
- 64bit visualization
- MMU virtual memory
- Pipeline utilization graph
- (Limited) **time-travel debugging** (step back)







- Teachers, Educational Institutions
 - Use the simulator
 - Cooperate on open materials





- Teachers, Educational Institutions
 - Use the simulator
 - Cooperate on open materials
- Students, Developers
 - Help develop the simulator
 - Great for final thesis





• Teachers, Educational Institutions

- Use the simulator
- Cooperate on open materials
- Students, Developers
 - Help develop the simulator
 - Great for final thesis
- Distribution maintainers
 - Help us with packaging to official repositories





Project Sources

https://github.com/cvut/qtrvsim

Windows, Linux, Mac

https://github.com/cvut/qtrvsim/releases

Ubuntu

https://launchpad.net/~qtrvsimteam/+archive/ubuntu

GitHub

Suse, Fedora and Debian

<u>https://software.opensuse.org/download.html?project=home%3Aj</u> <u>dupak&package=qtrvsim</u>

AUR, Nixpkgs

Online version

https://comparch.edu.cvut.cz/qtrvsim/app



Publications



Graphical CPU Simulator with Cache Visualization

Karel Kočí; Diploma Thesis https://dspace.cvut.cz/bitstream/handle/10467/76764/F3-DP-2018-Koci-Karel-diploma.pdf

Graphical RISC-V Architecture Simulator - Memory Model and Project Management Jakub Dupák; 2021; Bachelor Thesis <u>https://dspace.cvut.cz/bitstream/handle/10467/94446/F3-BP-2021-Dupak-Jakub-thesis.pdf</u>

Graphical RISC-V Architecture Simulator - Instructions Decode and Execution and OS Emulation

Max Hollmann; 2021; Bachelor Thesis

https://dspace.cvut.cz/bitstream/handle/10467/96707/F3-BP-2021-Hollmann-Max-thesis.pdf

Dupák, J.; Píša, P.; Štepanovský, M.; Kočí, K. **QtRVSim – RISC-V Simulator for Computer Architectures Classes** In: embedded world Conference 2022. Haar: WEKA FACHMEDIEN GmbH, 2022. p. 775-778. ISBN 978-3-645-50194-1.

https://comparch.edu.cvut.cz/publications/ewC2022-Dupak-Pisa-Stepanovsky-QtRvSim.pdf



Faculty of Electrical Engineering

- B35APO Computer Architectures
 - CZ + EN materials and videos
- BE4M35PAP Advanced Computer Architectures
 - CZ materials and videos

Faculty of Information Technology

- BI-APS Architectures of Computer Systems
 - EN materials

https://comparch.edu.cvut.cz/







Thank you comparch.edu.cvut.cz





