



Can we do an open source chip design in 45 minutes?

**Philipp Wagner
FOSDEM 2023**

Yes.

Terms and conditions apply. Sit through this talk for details.

Our Agenda

- **The technology: tools & processes to build an open source chip.**
- **The community: how we're working together.**
- **The future.**

About Philipp



philipp@fossi-foundation.org

@imphil on GitHub

@MrImphil on Twitter

About FOSSi Foundation

The FOSSi Foundation exists to **promote and protect the open source silicon chip movement**. It actively encourages the community's growth and is helping to maintain the open spirit of the movement, through **events, educational programmes and working groups**. With an international membership of experts from academia and industry, it **supports new open source initiatives and collaborations** – offering free advice to governments and policy makers, corporations, academics and hobbyists. As a **not-for-profit organisation**, the foundation is independent of any commercial interests and acts as a steward in support of open source projects which broadly benefit the open source silicon community. FOSSi is an acronym for Free and Open Source Silicon.

Technology

How to build a chip?

Implement the chip's
functionality

Logic

Realize this functionality in
the physical world

Physics

Frontend

**Program the chip's
functionality.**

Just like programming

“Programming languages”

High-Level Synthesis (HLS)

High-Level Languages

SystemVerilog and VHDL

Netlist

“All the other stuff”

Test Frameworks

Build tools

Developer productivity

Simulators

Hardware description

- (System)Verilog
- VHDL
- BlueSpec (Verilog/Haskell)
- Python-based
 - Migen
 - Amaranth HDL
 - MyHDL
- Based on functional programming languages
 - Spinal-HDL (Scala)
 - Chisel (Scala)
 - Clash (Haskell)
- **CIRCT: LLVM**

Reuse and integrate

- LiteX
- (OpenCores)
- ...

What can we do with a logic design?

- **Verify it**
- **Document it**
- **Make it look pretty**
- **Simulate it**
- **Run it on an FPGA**

Simulate it

GHDL

NVC



VERILATOR



Verification frameworks



SymbiYosys



Build and run

- FuseSoC and Edalize
- VUnit
- bazel_rules_hdl
- HDLMake
- ...

Developer productivity

- **Verible: lint, formatter, code indexer, language server, and more**
 - Formatting based mostly on the [lowRISC SV Style Guide](#)
- **Verilator lint**
- **VHDL Style Guide (VSG)**
- ...

Verilator lint

```
assign id_to_ping_d = (lfsr_state[PING_CNT_DW +: IdDw] >= NAlerts) ?  
                      lfsr_state[PING_CNT_DW +: IdDw] - NAlerts      :  
                      lfsr_state[PING_CNT_DW +: IdDw];
```


%Warning-WIDTH: ../src/lowrisc_ip_alert_handler_component_0.1/rtl/alert_handler_ping_timer.sv:131:58:
Operator GTE expects 32 bits on the LHS, but LHS's SEL generates 7 bits.

%Warning-WIDTH: ../src/lowrisc_ip_alert_handler_component_0.1/rtl/alert_handler_ping_timer.sv:132:57:
Operator SUB expects 32 bits on the LHS, but LHS's SEL generates 7 bits.

%Warning-WIDTH: ../src/lowrisc_ip_alert_handler_component_0.1/rtl/alert_handler_ping_timer.sv:131:70:
Operator COND expects 32 bits on the Conditional False, but Conditional False's SEL generates 7 bits.

%Warning-WIDTH: ../src/lowrisc_ip_alert_handler_component_0.1/rtl/alert_handler_ping_timer.sv:131:23:
Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.

Automate reviews with Verible lint






The screenshot shows a GitHub pull request review. At the top, the reviewer is identified as 'github-actions bot' who reviewed 3 days ago. A 'View changes' link is visible. The code being reviewed is from the file 'hw/ip/otbn/rtl/otbn_core.sv' and is marked as 'Outdated'. A diff view shows changes between lines 270-277 and 271-278. A lint error is highlighted on line 273, indicating a trailing space issue: 'Remove trailing spaces. [Style: trailing-spaces] [no-trailing-spaces]'. The error message is reported by 'reviewdog'. A 'Reply...' input field is at the bottom.

github-actions bot reviewed 3 days ago [View changes](#)

hw/ip/otbn/rtl/otbn_core.sv **Outdated** [Hide resolved](#)

```
... .. @@ -270,7 +277,9 @@ module otbn_core
270 277
271 278 ..// Start stop control start OTBN execution when requested and deals with any pre start or po
272 279 ..// stop actions.
273 ..otbn_start_stop_control u_otbn_start_stop_control.(
280 ..otbn_start_stop_control #(...
```


github-actions bot 3 days ago 

 [verible-verilog-lint] reported by reviewdog 
Remove trailing spaces. [Style: trailing-spaces] [no-trailing-spaces]

Reply...



Screenshot from <https://github.com/lowRISC/opentitan/pull/17195>


Automate reviews with Verible lint



The screenshot shows a GitHub pull request comment. At the top, the file path is `hw/ip/otbn/rtl/otbn_core.sv` with a status of `Outdated` and a `Hide resolved` button. Below this is a diff view of code changes. Line 881 is highlighted in red and contains the error: `..assign urnd_advance = urnd_advance_start_stop_control | req_sec_wipe_urnd_keys_q;`. Line 892 is highlighted in green and contains the code: `..if (!SecMuteUrnd) begin`. Below the code is a comment from the `github-actions` bot, posted 3 days ago, reporting a `verible-verilog-lint` error: "All generate block statements must have a label [Style: generate-statements] [generate-label]". A "Reply..." input field is visible at the bottom of the comment.

```
hw/ip/otbn/rtl/otbn_core.sv Outdated Hide resolved
... .. @@ -878,7 +889,14 @@
878 889
879 890 ..// Advance URND either when the start_stop_control commands it or when temporary secure wipe
880 891 ..// are requested.
881 ..assign urnd_advance = urnd_advance_start_stop_control | req_sec_wipe_urnd_keys_q;
892 ..if (!SecMuteUrnd) begin
```

 **github-actions** bot 3 days ago 

 [verible-verilog-lint] reported by reviewdog 🐕
All generate block statements must have a label [Style: generate-statements] [generate-label]

Reply...

Screenshot from <https://github.com/lowRISC/opentitan/pull/17195>

Summary

- The frontend is doing great.
- If we could only avoid re-inventing Verilog parsing.

Backend


**Run your design on
an FPGA**

Run it on an FPGA

F4FPGA (formerly SymbiFlow)



	Project Icestorm	Project Trellis	Project X-Ray	QuickLogic Database
Basic Tiles: - Logic - Block RAM	✓ ✓ ✓	✓ ✓ ✓	✓ ✓ ✗	✓ ✓ ✓
Advanced Tiles: - DSP - Hard Blocks - Clock Tiles - IO Tiles	✓ ✓ ✓ ✓	✓ ✓ ✓ ✓	✗ ✗ ✓ ✓	✓ ✓ ✓ ✓
Routing: - Logic - Clock	✓ ✓ ✓	✓ ✓ ✓	✓ ✓ ✓	✓ ✓ ✓











**Open
Source
Silicon**

Si




Backend

**Design the physical
implementation**



“RTL to GDSII”



“RTL to GDSII”

03

The Process Design Kit (PDK)

The Design Kit



- standard cell libraries, design rules, electrical parameters, ...
- get it from the foundry
- bad: requires pretty tough NDA
- good: it's usually for free (again, as in beer)

FOSDEM 2016

Digital Hardware Design – Why is it still so hard?



FOSDEM 2016

“The ASIC Check”: Results



- Hobbyist-Accessibility-Score: 0.1/5
- FOSS score: 1/5
- Fun score: 1-5/5
- Satisfaction score: 10/5

let's do it
anyways?



FOSDEM 2016

Digital Hardware Design – Why is it still so hard?

The video player displays a diagram on the left with a central red circle labeled 'ASIC'. Three green arrows point towards it from 'RTL Design' (top), 'EDA Tools' (left), and 'PDK Data' (right). A dashed green circle surrounds the central 'ASIC' circle. To the right of the diagram, the text 'PDK Data' is displayed above a play button icon and three red question marks '???'.

On the right side of the video player, the FOSSI Foundation logo (a puzzle piece icon) and the text 'FOSSI Foundation' are visible. Below this is a small video thumbnail of a man with a beard and glasses. At the bottom right of the video player, the text 'FOSSI Dial-Up' is displayed.

At the bottom of the video player, there is a progress bar showing '0:00 / 1:35:44 • Introduction >' and various control icons.

[FOSSI Dial-Up] Tim Ansell - Skywater PDK: Fully open source manufacturable PDK for a 130nm process

FOSSI Foundation
3600 Abonnenten
Abonnieren

649 | Teilen | Speichern

28.443 Aufrufe vor 2 Jahren gestreamt

Screenshot from <https://www.youtube.com/watch?v=EczW2IWdnOM>

SCALEO 600 X

AMD Athlon™ XP Prozessor 1700+ mit QuantiSpeed™ Technologie

Praktische Frontanschlüsse:
• 2x USB • Audio in • Audio out

16-fach-DVD 48-fach-CD-ROM-Laufwerk

16x/12x/40x CD-Brenner
16-fach schreiben
12-fach wiederbeschreiben
40-fach lesen

2 JAHRE GARANTIE
• 2 Jahre auf PC/Hardware-Komponenten
• 48-h-Vor-Ort-Service
• Service-Hotline ist 365 Tage erreichbar

Inklusive Bedienungsanleitung und sämtlichen Anschluss-Kabeln

266 MHz-Front-Side-Bus Mainboard VIA KT 266
verfügbare Slots 3x PCI, 1x CNR, 3x AGP

AMD Athlon™ XP-Prozessor 1700+ mit QuantiSpeed™ Technologie

256 MB DDR-RAM Arbeitsspeicher
Doppelt-Daten-Rate (Erweiterbar bis max. 1,536 GB)

40 GB Festplatte (5.400 U/min)

Video Grafik-Karte VGA
64 MB nVIDIA GeForce 2MX 400 mit TV-Out

TT Solo 1-SE PCI Sound-Karte mit WaveTable-Software
• YSpace™ 3D Effekt • SoundBlaster™/PRO kompatibel

3,5" 1,44 MB Diskettenlaufwerk

56 K internes Modem mit Fax- und Anrufbeantworter-Funktion

1x 5 1/4" freie Einschübe, 4 USB-Schnittstellen (2 vorne, 2 hinten)

Mit umfangreichem Software-Angebot

1998,-

MULTIMEDIA-Tastatur:
Inklusive auswechselbarem Handballen-Auflagen in 3 Farben

3-Tasten-Wheel-Mouse:
Inklusive Mouse-Pad

Weitere Informationen erhalten Sie in unserem Handzettel!

ALDI informiert

...ab Mittwoch, 26. März

Der MEDION Titanium MD 8008 mit Intel® Pentium® 4 Prozessor 2,6 GHz

Einmalig

Der neue ALDI-PCXL Titanium MD 8008 von MEDION

Der Testsieger**
Pioneer DVD-Brenner + CD-Brenner in einem Gerät
4x DVD-R 2x DVD-RW

15 IN 1

DVDs und Video-CDs brennen
Digitaler Videorecorder
Zeitversetztes Fernsehen
Riesige Festplattenkapazität
Musik-CDs kopieren und erstellen
Heimkinoton für Video-DVDs
Mehrere Bildschirme anschließen
Bilder in Kinoqualität
Radio über Internet und Antenne
Lesegerät für digitale Fotos
Praktische Anschlüsse vorne
Besonders leise durch AIR-XL
Internet über 56k Datenfax-Modem
Riesiges Software-Paket
Optimal spielen, arbeiten und...

Der MultiMedia Internet PC inklusive:
DVD-Brenner/CD-Brenner • Fernbedienung • Office PC • High Performance Splice Center • DVD-Dolby Digital Home Cinema System • Stereo TV Tuner • Stereo Radio Tuner • Digitaler Videorecorder mit Time Shift Funktion • Multikanaliges Kopier Center • Network Power Station • Multi-Bandener MP3-Headset • Music-Info-Box-Video / Bildbearbeitungssoftware • Kommunikationscenter

1.179,-

MEDION
www.medion.de | your digital future is now

ALDI MARKT **ALDI SÜD**

Make Your Own Chips for Free

Design and fabricate your own open-source design for free with the Open MPW Program

Sponsored by




MPW-7 Submission Deadline is September 12

Welcome to the Efabless Open MPW Program



efabless.com

The shuttle provides opportunities for designers to

The future of Intel's manufacturing processes

by [Anand Lal Shimpi](#) on December 11, 2000 1:23 AM EST

“Realistically speaking, we should be able to see **NetBurst based processors reach somewhere between 8 – 10GHz in the next five years** before the architecture is replaced yet again. Reaching 2GHz isn't much of a milestone, however reaching 8 – 10GHz begins to make things much more exciting than they are today. Obviously this 8 – 10GHz clock range would be based on Intel's 0.07-micron process that is forecasted to debut in 2005. These processors will run at less than 1 volt, 0.85v being the current estimate.”

<https://www.anandtech.com/show/680/6>

Installing EDA tools has never been easier

```
$ git clone https://github.com/The-OpenROAD-Project/OpenLane  
$ cd OpenLane  
$ make  
$ make test  
$ make mount
```

Additionally used for demo: https://github.com/mattvenn/openlane_summary

OpenLane demo

```
$ flow.tcl -design spm -tag my-spm
```

```
$ flow.tcl -design spm -tag my-spm -gui
```

```
$ ./openlane_summary/summary.py --design spm --summary
```

```
$ ./openlane_summary/summary.py --design spm --yosys-report
```

```
$ ./openlane_summary/summary.py --design spm --gds
```

Online chip development


```
+ Code + Text In Google Drive kopieren
```

iii

Display layout

```
[ ] import pathlib
import gdstk
import IPython.display

gdss = sorted(pathlib.Path('runs').glob('*results/final/gds/*.gds'))
library = gdstk.read_gds(gdss[-1])
top_cells = library.top_level()
top_cells[0].write_svg('inverter.svg')
IPython.display.SVG('inverter.svg')
```

A screenshot of a digital inverter circuit layout. The layout is displayed on a dark blue background. It features a central horizontal strip of components, including a PMOS transistor, an NMOS transistor, and a resistor. A red wire connects the output of the inverter to a yellow wire. The layout is shown in a top-down view.

[digital-inverter-openlane.ipynb - Colaboratory](#)

Tiny Tapeout CI

The screenshot shows the GitHub Actions interface for the repository 'azdle / binary-clock-asic'. The current workflow is 'remove a row from the matrix #33', which was triggered by a push to the 'main' branch. The workflow status is 'Success' with a total duration of 7m 17s and 2 artifacts.

The workflow file 'gds.yaml' is displayed, showing a sequence of jobs:

- gds**: 6m 45s
- svg**: 9s
- viewer**: 24s
- artifact**: 17s
- pages**: 12s (URL: <https://azdle.github.io/binary-clock-asic/>)
- preview**: 2s

The jobs are connected in a sequence: 'gds' leads to 'svg', 'viewer', and 'artifact'. 'svg' and 'viewer' lead to 'pages', which then leads to 'preview'.

GH Actions view; GDS view

People

Yosys

2.5k stars on GitHub

A recent month in Yosys:

Excluding merges, **10 authors** have pushed **44 commits** to master and **48 commits** to all branches. On master, **80 files** have changed and there have been **6,027 additions** and **382 deletions**.

Verilator

1.5k stars on GitHub

A recent month in Verilator:

Excluding merges, **20 authors** have pushed **94 commits** to master and **96 commits** to all branches. On master, **534 files** have changed and there have been **7,073 additions** and **2,375 deletions**.

cocotb

1.3k stars on GitHub

A recent month in cocotb:

Excluding merges, **7 authors** have pushed **11 commits** to master and **12 commits** to all branches. On master, **23 files** have changed and there have been [295 additions](#) and [23 deletions](#).

Skwater 130 PDK

2.5k stars on GitHub

A recent month in Skywater:

Excluding merges, **1 author** has pushed **1 commit** to main and **1 commit** to all branches. On main, **1 file** has changed and there have been **1 additions and 1 deletions**.

OpenLane

800 stars on GitHub

A recent month in OpenLane:

Excluding merges, **7 authors** have pushed **25 commits** to master and **25 commits** to all branches. On master, **58 files** have changed and there have been **1,101 additions** and **1,384 deletions**.

OpenROAD

725 stars on GitHub

A recent month in OpenROAD:


Excluding merges, **19 authors** have pushed **325 commits** to master and **325 commits** to all branches. On master, **583 files** have changed and there have been [46,241 additions](#) and [390,554 deletions](#).

Linux


A recent month in the Linux Kernel:

Excluding merges, **505 authors** have pushed **1,021 commits** to master and **1,021 commits** to all branches. On master, **1,430 files** have changed and there have been **18,570 additions and 9,814 deletions.**

Verilator, a growing community




More chip designs!



Number of chip designs **submitted** to OpenMPW – not all of them are being manufactured!

Chips are back!



Bare die photo by Olivier at [explained](#) via Matt Venn.

The Future

What does the future hold?

- Unpredictable innovation.
- Simpler, more accessible, better tools.
- Democratized access! (part of it: cost)
- Revolutionize learning!

Learn more

- El Correo Libre, the monthly FOSSi Foundation newsletter.
<https://www.fossi-foundation.org/ecl>
- Join the open-source-silicon.dev Slack with all your questions
- Give it a try: Submit to OpenMPW!
- Learn, literally! Take the Zero to ASIC Course or do a Tiny Tapeout (thanks Matt!)

In-person events are back!



ChrisGoldNY CC BY 3.0

Latch-Up 2023

**Friday, March 31 to
Sunday, April 2, 2023
Santa Barbara, CA, USA**


<https://latchup.io>

In-person events are back!



Hochschule München, CC BY-SA 4.0, via Wikimedia Commons

ORConf 2023



September 15 - 16, 2023

Munich, Germany

<https://orconf.org/>

An atmosphere of excitement and anticipation pervades this field. Workers from many backgrounds, computer scientists, electrical engineers, and physicists, are collaborating on a common problem area which has not yet become classical. The territory is vast, and largely unexplored. The rewards are great for those who simply press forward.

C. Mead and L. Conway, Introduction to VLSI systems. Addison-Wesley
Reading, MA, 1978.



**Free and Open
Source Silicon is
a reality today.**

Join the fun!