

Jo Van Bulck, David Donald, Eduard Morn,
Abdulie Aldosert, Flavio Garcia, and Frank Plessens

- Present -

- POSDEM '20 Famous Story -

A TALE OF TWO WORLDS

• ASSESSING THE •
VULNERABILITY OF ENCLAVE
SHIELDING RUNTIMES

- PRODUCED BY -

KU LEUVEN AND DERNING IAH

- UNIVERSITIES -



- Trusted computing **across the system stack**: hardware, compiler, OS, application
- Integrated **attack-defense** perspective and **open-source** prototypes



CPU vulnerability research
[VBMW⁺18, SLM⁺19, MOG⁺20]



SGX-Step framework
[VBPS17]



Sancus enclave processor
[NVBM⁺17]



Outline: How to besiege a fortress?



Idea: security is weakest at the input/output interface(!)

Outline: How to besiege a TEE enclave?

Vulnerability	Runtime	SGX-SDK	OpenEnclave	Graphene	SGX-LKL	Rust-EDP	Asylo	Keystone	Sancus
Tier1 (ABI)	#1 Entry status flags sanitization	★	★	○	●	○	●	○	○
	#2 Entry stack pointer restore	○	○	★	●	○	○	○	★
	#3 Exit register leakage	○	○	○	★	○	○	○	○
Tier2 (API)	#4 Missing pointer range check	○	★	★	★	○	●	○	★
	#5 Null-terminated string handling	★	★	○	○	○	○	○	○
	#6 Integer overflow in range check	○	○	●	○	●	○	●	●
	#7 Incorrect pointer range check	○	○	●	○	○	●	○	●
	#8 Double fetch untrusted pointer	○	○	●	○	○	○	○	○
	#9 Ocall return value not checked	○	★	★	★	○	●	★	○
	#10 Uninitialized padding leakage	[LK17]	★	○	●	○	●	★	★

Summary: > 35 enclave interface sanitization vulnerabilities across 8 projects

Outline: How to besiege a TEE enclave?


Vulnerability	Runtime	SGX-SDK	OpenEnclave	Graphene	SGX-LKL	Rust-EDP	Asylo	Keystone	Sancus
Tier1 (ABI)	#1 Entry status flags sanitization	★	★	○	●	●	○	○	○
	#2 Entry stack pointer restore	○	○	★	●	○	○	○	★
	#3 Exit register leakage	○	○	○	★	○	○	○	○
Tier2 (API)	#4 Missing pointer range check	★	★	★	○	●	○	○	★
	#5 Null-terminated string handling	★	★	○	○	○	○	○	○
EMBARGO!									
#6 Integer overflow/underflow detection		○	○	●	○	○	○	●	●
#7 Incorrect pointer range check		○	○	●	○	●	●	○	●
#8 Double fetch untrusted pointer		○	○	●	○	○	○	○	○
#9 Ocall return value not checked		○	★	★	★	○	●	★	○
#10 Uninitialized padding leakage		[LK17]	★	○	●	○	●	★	★

Impact: 5 CVEs . . . and lengthy embargo periods

↖(ツ)↗


Why do we need enclave fortresses anyway?

The big picture: Enclaved execution attack surface




Traditional **layered designs**: large trusted computing base

The big picture: Enclaved execution attack surface




Intel SGX promise: hardware-level **isolation and attestation**

The big picture: Enclaved execution attack surface



Previous attacks: exploit [microarchitectural bugs](#) or side-channels at the hardware level

The big picture: Enclaved execution attack surface



Idea: what about vulnerabilities in the trusted enclave software itself?

Sancus: Lightweight and Open-Source Trusted Computing for the IoT

[View on GitHub](#) [Watch a demo](#) [Explore Research](#)

The image is a collage of screenshots from several open-source projects:

- Keystone**: An Open Framework for Architecting Trusted Execution Environments. It features a logo of a graduation cap inside a blue circle, a large "Keystone" title, and a sub-section for the "Open Enclave SDK".
- Graphene - a Library OS for Unmodified Applications**: A screenshot of a browser displaying the Graphene OS website.
- ENCLAVE DEVELOPMENT PLATFORM**: A screenshot of a browser displaying the Intel Software Guard Extensions developer zone.
- Introducing Asylo: an open framework for confidential computing**: A screenshot of a browser displaying the Asylo framework website.

Each screenshot includes a standard browser header with tabs, URLs, and toolbars.


[View on GitHub](#)[Watch a demo](#)[Explore Research](#)

What do these projects have in common?

Open Enclave SDK


Build trusted execution environment-based applications to help protect data in use with an open source SDK that provides consistent API surface across multiple hardware platforms and multiple software platforms from Intel®.

for confidential Applications




Introducing Asylo: an open framework for confidential computing

Why isolation is not enough: Enclave shielding runtimes




- TEE promise: enclave == “secure oasis” in a **hostile environment**

Why isolation is not enough: Enclave shielding runtimes



- TEE promise: enclave == “secure oasis” in a **hostile environment**
- . . . but **application writers and compilers** are largely unaware of **isolation boundaries**

Why isolation is not enough: Enclave shielding runtimes



- TEE promise: enclave == “secure oasis” in a **hostile environment**
- . . . but application writers and compilers are largely unaware of **isolation boundaries**

 Trusted **shielding runtime** transparently acts as a secure bridge on enclave entry/exit




A photograph of a suspension bridge made of wood and metal cables, spanning a deep, narrow gorge with rocky walls. Several people are walking across the bridge, some carrying items. A red flag is visible on the right side.

...but what if the bridge itself is flawed?


Enclave shielding responsibilities

⚠️ **Key questions:** how to [securely bootstrap](#) from the untrusted world to the enclaved application binary (and back)? Which [sanitizations](#) to apply?




Enclave shielding responsibilities

⚠️ Key insight: split sanitization responsibilities across the ABI and API tiers:
machine state vs. higher-level programming language interface



Tier1: Establishing a trustworthy enclave ABI



**Tier 1
ABI**




**Tier 2
API**




**Tier 3
APP**

Tier1: Establishing a trustworthy enclave ABI



- Attacker controls **CPU register contents** on enclave entry/exit
 - ↔ Compiler expects well-behaved **calling convention** (e.g., stack)
 - ⇒ Need to **initialize CPU registers** on entry and **scrub** before exit!
-

Tier1: Establishing a trustworthy enclave ABI



- Attacker controls **CPU register contents** on enclave entry/exit
- ↔ Compiler expects well-behaved **calling convention** (e.g., stack)
- ⇒ Need to **initialize CPU registers** on entry and **scrub** before exit!

ABI vulnerability analysis



Relatively well-understood, but special care for **stack pointer + status register**

Summary: ABI-level attack surface

Vulnerability \ Runtime	SGX-SDK	OpenEnclave	Graphene	SGX-LKL	Rust-EDP	Asylo	Keystone	Sancus	
Tier1 (ABI)	#1 Entry status flags sanitization	★	★	◐	●	◐	●	○	○
	#2 Entry stack pointer restore	○	○	★	●	○	○	○	★
	#3 Exit register leakage	○	○	○	★	○	○	○	○



Read the paper for several [exploitable ABI vulnerabilities!](#)

Summary: ABI-level attack surface

Vulnerability \ Runtime	SGX-SDK	OpenEnclave	Graphene	SGX-LKL	Rust-EDP	Asylo	Keystone	Sancus	
Tier1 (ABI)	#1 Entry status flags sanitization	★	★	○	●	○	●	○	○
	#2 Entry stack pointer restore	○	○	★	●	○	○	○	★
	#3 Exit register leakage	○	○	○	★	○	○	○	○
x86 CISC (Intel SGX)							RISC		

A lesson on complexity



Attack surface **complex x86 ABI** (Intel SGX) >> simpler **RISC** designs

x86 string instructions: Direction Flag (DF) operation



- Special x86 rep string instructions to speed up streamed memory operations

```
1 /* memset(buf, 0x0, 100) */
2 for (int i=0; i < 100; i++)
3     buf[i] = 0x0;
```



```
1 lea rdi, buf
2 mov al, 0x0
3 mov ecx, 100
4 rep stos [rdi], al
```

x86 string instructions: Direction Flag (DF) operation




- Special x86 rep string instructions to speed up streamed memory operations
- Default operate **left-to-right**

```
1 /* memset(buf, 0x0, 100) */
2 for (int i=0; i < 100; i++)
3     buf[i] = 0x0;
```



```
1 lea rdi, buf
2 mov al, 0x0
3 mov ecx, 100
4 rep stos [rdi], al
```



x86 string instructions: Direction Flag (DF) operation



- Special x86 rep string instructions to speed up streamed memory operations
- Default operate **left-to-right**, unless software sets *RFLAGS.DF=1*

```
1 /* memset(buf, 0x0, 100) */
2 for (int i=0; i < 100; i++)
3     buf[i] = 0x0;
```




```
1 lea rdi, buf+100
2 mov al, 0x0
3 mov ecx, 100
4 std ; set direction flag
5 rep stos [rdi], al
```


rdi


x86 System-V ABI



⁸ The direction flag DF in the %rFLAGS register must be clear (set to "forward" direction) on function entry and return. Other user flags have no specified role in the standard calling sequence and are *not* preserved across calls.










Enclave heap **memory corruption**: right-to-left...



Summary:

A potential security vulnerability in Intel SGX SDK may allow for information disclosure, escalation of privilege or denial of service. Intel is releasing software updates to mitigate this potential vulnerability. This potential vulnerability is present in all SGX endpoint software for affected SGX SDK versions.

Vulnerability Details:

CVEID: CVE-2019-14260

Description: Insufficient input validation in Intel(R) SGX SDK versions shown below may allow an authenticated user to enable information disclosure, escalation of privilege or denial of service via local access.

CVSS Base Score: 7.0 (High)

CVSS Vector: CVSS:3.1,AV:L,AC:L,PR:L,UI:N,SV:N,SD:H,SVH:H

CVEID: CVE-2019-14261

Description: Insufficient input validation in Intel(R) SGX SDK versions shown below may allow an authenticated user to enable information disclosure, escalation of privilege or denial of service via local access.


CVSS Base Score: 7.0 (High)

CVSS Vector: CVSS:3.1,AV:L,AC:L,PR:L,UI:N,SV:N,SD:H,SVH:H

SGX-AC: Building an intra-cacheline side-channel




There's more! Alignment Check (AC) flag enables **exceptions for unaligned data accesses** → *intra-cacheline side-channel* 😊



SGX-AC: Building an intra-cacheline side-channel




Enter enclave with *RFLAGS.AC=1* and secret index=0
→ well-aligned data access: **no exception**




SGX-AC: Building an intra-cacheline side-channel




Enter enclave with *RFLAGS.AC=1* and secret index=1
→ unaligned data access: **alignment-check exception...**




Tier 2: Sanitizing the enclave API



Validating pointer arguments: Confused deputy attacks



Validating pointer arguments: Confused deputy attacks



Validating pointer arguments: Confused deputy attacks


```
[1] In control of user-space application library!
|* standard devoid of resources

Handling user-provided command-line arguments
  argv[0]: 0x0000000000401000 = "ipcclient"
  argv[1]: 0x0000000000401000 = "sub1-Devoid-unique-string"
  argv[2]: 0x0000000000401000 = "sub2"
[1] ---- return from main_main(...)=0x40
[1] ---- main exits_group (returning 0)
[1] now kill other threads in the process
[1] walk theseed list(callback=checkT2)
[1] now exit the process
[1] ipc broadcast: IPC_CLD_EXIT(1, 1, 0)
[1] found port 0x00000000 (handle 0x00000000) for process 0 (type 0000)
[1] found port 0x00000000 (handle 0x00000000) for process 0 (type 0001)
[1] parent not here, need to tell another process
[1] ipc broadcast: IPC_CLD_EXIT(1, 1, 0)
[1] found port 0x00000000 (handle 0x00000000) for process 0 (type 0002)
[1] found port 0x00000000 (handle 0x00000000) for process 0 (type 0003)
[1] this is the only thread 1
[1] exiting ipc helpers
[004320] ipc helper thread terminated
[1] deleting port 0x00000000 (handle 0x00000000) for process 0
[1] deleting port 0x00000000 (handle 0x00000000) for process 0
[1] process 16220 exited with status 0
```





Idea: 2-stage approach ensures string arguments fall *entirely* outside enclave



✖ ...but what if we try passing an illegal, in-enclave pointer anyway?

untrusted memory



ecall (&secret1)


enclave memory

```
int my_ecall(char *s)
{
    len = strlen(s);
    if (!outside_enclave(s, len))
        return ILLEGAL_ARG;
    ...
    return SUCCESS;
```

```
bool secret1 = 1;
bool secret2 = 0;
```




Enclave **first** computes length of secret, in-enclave buffer!






... and only **afterwards verifies** whether *entire string* falls outside enclave





Idea: `strlen()` timing as a side-channel oracle for in-enclave null bytes ☺



Challenge: Building a precise null byte oracle




What about measuring execution time?

Building the oracle with `strlen()` timing?

Execution timing side-channel?

✖ **Too noisy:** we need to measure timing of a single x86 increment instruction...



Challenge: Building a precise null byte oracle



What about measuring page faults?

Protection from Side-Channel Attacks

Intel® SGX does not provide explicit protection from side-channel attacks. It is the enclave developer's responsibility to address side-channel attack concerns.


In general, enclave operations that require an OCall, such as thread synchronization, I/O, etc., are exposed to the untrusted domain. If using an OCall would allow an attacker to gain insight into enclave secrets, then there would be a security concern. This scenario would be classified as a side-channel attack, and it would be up to the ISV to design the enclave in a way that prevents the leaking of side-channel information.

An attacker with access to the platform can see what pages are being executed or accessed. This side-channel vulnerability can be mitigated by aligning specific code and data blocks to exist entirely within a single page.

More important, the application enclave should use an appropriate crypto implementation that is side channel attack resistant inside the enclave if side-channel attacks are a concern.

Counting `strlen()` loop iterations with page faults?

- ✖ **Temporal resolution:** progress requires both code + data pages mapped in




Challenge: Counting `strlen()` loop iterations



What about leveraging interrupts?

SGX-Step: Executing enclaves one instruction at a time




Van Bulck et al. "SGX-Step: A practical attack framework for precise enclave execution control", SysTEX 2017 [VBPS17]

Van Bulck et al. "Nemesis: Studying Microarchitectural Timing Leaks in Rudimentary CPU Interrupt Logic", CCS 2018 [VBPS18]

🔗 <https://github.com/jovanbulck/sgx-step>


SGX-Step: Executing enclaves one instruction at a time



Building a deterministic `strlen()` null byte oracle with SGX-Step




Execute *exactly* one enclave instruction → **timer interrupt**



Building a deterministic strlen() null byte oracle with SGX-Step



Page table accessed bit set? → **strlen++** → resume




CVE-2018-3626: ALL YOUR ZERO BYTES





ARE BELONG TO US

Breaking AES-NI with the strlen() null byte oracle



Breaking AES-NI with the `strlen()` null byte oracle



Breaking AES-NI with the `strlen()` null byte oracle

Summary: API-level attack surface

Vulnerability \ Runtime	SGX-SDK	OpenEnclave	Graphene	SGX-LKL	Rust-EDP	Asylo	Keystone	Sancus	
Tier2 (API)	#4 Missing pointer range check	○	★	★	★	○	●	○	★
#5 Null-terminated string handling	★	★	○	○	○	○	○	○	
#6 Integer overflow in range check	○	○	●	○	●	○	●	●	
#7 Incorrect pointer range check	○	○	●	○	○	●	○	●	
#8 Double fetch untrusted pointer	○	○	●	○	○	○	○	○	
#9 Ocall return value not checked	○	★	★	★	○	●	★	○	
#10 Uninitialized padding leakage	[LK17]	★	○	●	○	●	★	★	



Read the paper for more API attacks!

Summary: API-level attack surface

Vulnerability \ Runtime	SGX-SDK	OpenEnclave	Graphene	SGX-LKL	Rust-EDP	Asylo	Keystone	Sancus	
Tier2 (API)	#4 Missing pointer range check	○	★	★	★	○	●	○	★
#5 Null-terminated string handling	★	★	○	○	○	○	○	○	
#6 Integer overflow in range check	○	○	●	○	●	○	●	●	
#7 Incorrect pointer range check	○	○	●	○	○	●	○	●	
#8 Double fetch untrusted pointer	○	○	●	○	○	○	○	○	
#9 Ocall return value not checked	○	★	★	★	○	●	★	○	
#10 Uninitialized padding leakage	[LK17]	★	○	●	○	●	★	★	



Critical oversights in production and research code

→ across TEEs and programming languages (incl. safe langs like Rust)

Summary: API-level attack surface

Vulnerability \ Runtime	SGX-SDK	OpenEnclave	Graphene	SGX-LKL	Rust-EDP	Asylo	Keystone	Sancus	
Tier2 (API)	#4 Missing pointer range check	○	★	★	★	○	●	○	★
#5 Null-terminated string handling	★	★	○	○	○	○	○	○	
#6 Integer overflow in range check	○	○	●	○	●	○	●	●	
#7 Incorrect pointer range check	○	○	●	○	○	●	○	●	
#8 Double fetch untrusted pointer	○	○	●	○	○	○	○	○	
#9 Ocall return value not checked	○	★	★	★	○	●	★	○	
#10 Uninitialized padding leakage	[LK17]	★	○	●	○	●	★	★	



Generally understood (Iago attacks) but **still widespread**, not exclusive to library OSs



Washes away Bacteria

*Frequent hand washing helps
keep your family healthy.*



Safeguard®

White with
Touch of Aloe

Conclusions and outlook

Take-away message



Secure enclave interactions require proper **ABI and API sanitizations!**

Conclusions and outlook

Take-away message



Secure enclave interactions require proper **ABI and API sanitizations!**

- Large **attack surface**, including subtle **side-channel oversights** . . .
- **Defenses:** need to research more **principled sanitization strategies**
- **User-to-kernel analogy:** learn from experience with **secure OS development**



<https://github.com/jovanbulck/0xbadc0de>

A Tale of Two Worlds: Assessing the Vulnerability of Enclave Shielding Runtimes

*Jo Van Bulck*¹ *David Oswald*² *Eduard Marin*² *Abdulla Aldosseri*²
*Flavio D. Garcia*² *Frank Piessens*¹

¹imec-DistriNet, KU Leuven

²The University of Birmingham, UK



Hardware-aided trusted computing devroom, FOSDEM, February 1, 2020

References I



S. Checkoway and H. Shacham.

Iago Attacks: Why the System Call API is a Bad Untrusted RPC Interface.

In *International Conference on Architectural Support for Programming Languages and Operating Systems*, ASPLOS, pp. 253–264, 2013.



S. Lee and T. Kim.

Leaking uninitialized secure enclave memory via structure padding.

arXiv preprint arXiv:1710.09061, 2017.



K. Murdock, D. Oswald, F. D. Garcia, J. Van Bulck, D. Gruss, and F. Piessens.

Plundervolt: Software-based fault injection attacks against intel sgx.

In *Proceedings of the 41st IEEE Symposium on Security and Privacy (S&P'20)*, 2020.



J. Noorman, J. Van Bulck, J. T. Mühlberg, F. Piessens, P. Maene, B. Preneel, I. Verbauwheide, J. Götzfried, T. Müller, and F. Freiling.

Sancus 2.0: A low-cost security architecture for IoT devices.

ACM Transactions on Privacy and Security (TOPS), 20(3):7:1–7:33, 2017.



M. Schwarz, M. Lipp, D. Moghimi, J. Van Bulck, J. Stecklina, T. Prescher, and D. Gruss.

ZombieLoad: Cross-privilege-boundary data sampling.

In *CCS*, 2019.



J. Van Bulck, M. Minkin, O. Weisse, D. Genkin, B. Kasikci, F. Piessens, M. Silberstein, T. F. Wenisch, Y. Yarom, and R. Strackx.

Foreshadow: Extracting the keys to the Intel SGX kingdom with transient out-of-order execution.

In *Proceedings of the 27th USENIX Security Symposium*, 2018.



J. Van Bulck, F. Piessens, and R. Strackx.

SGX-Step: A practical attack framework for precise enclave execution control.

In *SysTEX*, pp. 4:1–4:6, 2017.

References II



J. Van Bulck, F. Piessens, and R. Strackx.


Nemesis: Studying microarchitectural timing leaks in rudimentary cpu interrupt logic.
In *ACM CCS 2018*, 2018.




J. Van Bulck, N. Weichbrodt, R. Kapitza, F. Piessens, and R. Strackx.

Telling your secrets without page faults: Stealthy page table-based attacks on enclaved execution.
In *Proceedings of the 26th USENIX Security Symposium*, pp. 1041–1056, 2017.


TEE design: Single-address-space vs. world-shared memory approaches



edger8r: Input/output buffer cloning



Intel SGX strlen oracle attack



Exploitation challenges: Building a precise null byte oracle



Goal: Precisely measure strlen() loop iterations?

```
1 size_t strlen (char *str)
2 {
3     char *s;
4
5     for (s = str; *s; ++s);
6     return (s - str);
7 }
```

```
1      mov    %ordi,%rax
2: 1: cmpb   $0x0 ,(%rax)
3     je     2f
4     inc    %rax
5     jmp    1b
6: 2: sub    %ordi,%rax
7     retq
```

⇒ tight loop: 4 asm instructions, single memory operand, single code + data page

Reconstructing the full AES-NI round key

Algorithm 1 `strlen()` oracle AES key recovery where $S(\cdot)$ denotes the AES SBox and $SR(p)$ the position of byte p after AES ShiftRows.

```
while not full key  $K$  recovered do
     $(P, C, L) \leftarrow$  random plaintext, associated ciphertext, strlen oracle
    if  $L < 16$  then
         $K[SR(L)] \leftarrow C[SR(L)] \oplus S(0)$ 
    end if
end while
```
