

Jo Van Bulck, David Oswald, Eduard Morin,
Abdulla Aldosert, Flavio Garcia, and Frank Plossens

— Present —

— POSDEM '20 Famous Story —

A TALE OF TWO WORLDS

• ASSESSING THE •
VULNERABILITY OF ENCLAVE
SHIELDING RUNTIMES

— PRODUCED BY —
KU LELVEN AND DERNING IAH
— UNIVERSITIES —



- Trusted computing **across the system stack**: hardware, compiler, OS, application
- Integrated **attack-defense** perspective and **open-source** prototypes



CPU vulnerability research
[VBMW⁺18, SLM⁺19, MOG⁺20]



SGX-Step framework
[VBPS17]



Sancus enclave processor
[NVBM⁺17]





Outline: How to besiege a fortress?



Idea: security is weakest at the **input/output interface(!)**

Outline: How to besiege a TEE enclave?

		Runtime	SGX-SDK	OpenEnclave	Graphene	SGX-LKL	Rust-EDP	Asylo	Keystone	Sancus
Vulnerability										
Tier1 (ABI)	#1 Entry status flags sanitization	★	★	◐	●	◐	●	○	○	○
	#2 Entry stack pointer restore	○	○	★	●	○	○	○	○	★
	#3 Exit register leakage	○	○	○	★	○	○	○	○	○
Tier2 (API)	#4 Missing pointer range check	○	★	★	★	○	●	○	○	★
	#5 Null-terminated string handling	☆	★	○	○	○	○	○	○	○
	#6 Integer overflow in range check	○	○	●	○	●	○	●	●	●
	#7 Incorrect pointer range check	○	○	●	○	○	●	○	○	●
	#8 Double fetch untrusted pointer	○	○	●	○	○	○	○	○	○
	#9 Ocall return value not checked	○	★	★	★	○	●	★	○	○
	#10 Uninitialized padding leakage	[LK17]	★	○	●	○	●	★	★	★

Summary: > 35 enclave interface sanitization vulnerabilities across 8 projects

Outline: How to besiege a TEE enclave?


	Runtime	SGX-SDK	OpenEnclave	Graphene	SGX-LKL	Rust-EDP	Asylo	Keystone	Sancus
Tier1 (ABI)	#1 Entry status flags sanitization	★	★	◐	●	◐	●	○	○
	#2 Entry stack pointer restore	○	○	★	●	○	○	○	★
	#3 Exit register leakage	○	○	○	★	○	○	○	○
Tier2 (API)	#4 Missing pointer range check	○	★	★	★	○	●	○	★
	#5 Null-terminated string handling	★	★	○	○	○	○	○	○
	#6 Integer overflow range check	○	○	●	○	●	○	●	●
	#7 Incorrect pointer arithmetic	○	○	●	○	○	●	○	●
	#8 Double fetch untrusted pointer	○	○	●	○	○	○	○	○
	#9 Ocall return value not checked	○	★	★	★	○	●	★	○
	#10 Uninitialized padding leakage [LK17]		★	○	●	○	●	★	★

Impact: 5 CVEs ... and lengthy embargo periods

שְׁטֵט (שׂט)


Why do we need enclave fortresses anyway?

The big picture: Enclaved execution attack surface




Traditional **layered designs**: large **trusted computing base**

The big picture: Enclaved execution attack surface




Intel SGX promise: hardware-level **isolation and attestation**

The big picture: Enclaved execution attack surface



Previous attacks: exploit [microarchitectural bugs](#) or side-channels at the hardware level

The big picture: Enclaved execution attack surface



Idea: what about vulnerabilities in the [trusted enclave software](#) itself?

Sancus: Lightweight and Open-Source Trusted Computing for the IoT

[View on GitHub](#)

[Watch a demo](#)

[Explore Resources](#)



Keystone

An Open Framework for Architecting Trusted Computing Environments

[View on GitHub](#)

Open Enclave SDK

Build trusted isolation Enclave-based applications to help protect data in view with zero-trust access. The SDK provides cross-platform interfaces across hardware architectures and platform from cloud to edge.

[View on GitHub](#)

The logo for Graphene, consisting of a stylized 'G' made of three overlapping shapes in red, blue, and green.

Graphene - a Library OS for Unmodified Applications

The logo for the Enclave Development Platform, featuring a stylized 'E' made of three overlapping shapes in blue, green, and red.

ENCLAVE DEVELOPMENT PLATFORM

The Enclave SDK helps you build and deploy applications in a secure, isolated environment.

[View on GitHub](#)

The logo for Intel Software Guard Extensions, featuring the Intel logo and the text 'Intel Software Guard Extensions'.

INTEL® SOFTWARE GUARD EXTENSIONS

GET STARTED WITH THE SDK

The logo for Asylo, featuring a stylized 'A' made of three overlapping shapes in blue, green, and red.

Introducing Asylo: an open framework for confidential computing

Sancus: Lightweight and Open-Source Trusted Computing for the IoT

View on GitHub

Watch a demo

Explore Resources

What do these projects have in common?

Open Enclave SDK

Build trusted, isolation-enforced applications to help protect data in view with zero open source SDK. The provider, Intel SGX, offers a secure hardware-based architecture as well as platform-level cloud integration.

Learn more

For Unbound Applications


ENCLAVE DEVELOPMENT PLATFORM

The Enclave SDK is designed to help you build applications that run in a secure, isolated environment.

Learn more


Introducing Asylo: an open framework for confidential computing

Why isolation is not enough: Enclave shielding runtimes




- TEE promise: enclave == “secure oasis” in a **hostile environment**

Why isolation is not enough: Enclave shielding runtimes



- TEE promise: enclave == “secure oasis” in a **hostile environment**
- ... but **application writers and compilers** are largely unaware of **isolation boundaries**

Why isolation is not enough: Enclave shielding runtimes



- TEE promise: enclave == “secure oasis” in a **hostile environment**
- ... but **application writers and compilers** are largely unaware of **isolation boundaries**




Trusted **shielding runtime** transparently acts as a secure bridge on enclave entry/exit




A photograph of a suspension bridge with people walking across it, set against a backdrop of rocky cliffs and a river. The bridge has a wooden deck and metal railings. Several people are visible on the bridge, some walking and some standing. The water below is a deep blue-green color. The surrounding cliffs are grey and rocky.


... but what if the bridge itself is flawed?


Enclave shielding responsibilities

 **Key questions:** how to **securely bootstrap** from the untrusted world to the enclaved application binary (and back)? Which **sanitizations** to apply?




Enclave shielding responsibilities


 **Key insight:** split sanitization responsibilities across the ABI and API tiers:
machine state vs. higher-level *programming language interface*



Tier1: Establishing a trustworthy enclave ABI




Tier1: Establishing a trustworthy enclave ABI



- ~> Attacker controls **CPU register contents** on enclave entry/exit
- ↔ **Compiler** expects well-behaved **calling convention** (e.g., stack)
- ⇒ Need to **initialize CPU registers** on entry and **scrub** before exit!

Tier1: Establishing a trustworthy enclave ABI



- ~> Attacker controls **CPU register contents** on enclave entry/exit
- ↔ **Compiler** expects well-behaved **calling convention** (e.g., stack)
- ⇒ Need to **initialize CPU registers** on entry and **scrub** before exit!

ABI vulnerability analysis

🔍 Relatively well-understood, but special care for **stack pointer + status register**

Summary: ABI-level attack surface

Runtime		SGX-SDK	OpenEnclave	Graphene	SGX-LKL	Rust-EDP	Asylo	Keystone	Sancus
Tier1 (ABI)	#1 Entry status flags sanitization	★	★	◐	●	◐	●	○	○
	#2 Entry stack pointer restore	○	○	★	●	○	○	○	★
	#3 Exit register leakage	○	○	○	★	○	○	○	○



Read the **paper** for several **exploitable ABI vulnerabilities!**

Summary: ABI-level attack surface

Runtime		SGX-SDK	OpenEnclave	Graphene	SGX-LKL	Rust-EDP	Asylo	Keystone	Sancus
Tier1 (ABI)	#1 Entry status flags sanitization	★	★	◐	●	◐	●	○	○
	#2 Entry stack pointer restore	○	○	★	●	○	○	○	★
	#3 Exit register leakage	○	○	○	★	○	○	○	○
x86 CISC (Intel SGX)							RISC		

A lesson on complexity



Attack surface **complex x86 ABI** (Intel SGX) >> simpler **RISC** designs

x86 string instructions: Direction Flag (DF) operation



- Special x86 rep string instructions to speed up streamed memory operations

```
1 /* memset(buf, 0x0, 100) */  
2 for (int i=0; i < 100; i++)  
3     buf[i] = 0x0;
```



```
1 lea rdi, buf  
2 mov al, 0x0  
3 mov ecx, 100  
4 rep stos [rdi], al
```

x86 string instructions: Direction Flag (DF) operation




- Special **x86 rep string instructions** to speed up streamed memory operations
- Default operate **left-to-right**

```
1 /* memset(buf, 0x0, 100) */  
2 for (int i=0; i < 100; i++)  
3   buf[i] = 0x0;
```



```
1 lea rdi, buf  
2 mov al, 0x0  
3 mov ecx, 100  
4 rep stos [rdi], al
```



x86 string instructions: Direction Flag (DF) operation




- Special **x86 rep string instructions** to speed up streamed memory operations
- Default operate **left-to-right**, unless software sets `RFLAGS.DF=1`

```
1 /* memset(buf, 0x0, 100) */  
2 for (int i=0; i < 100; i++)  
3     buf[i] = 0x0;
```



```
1 lea rdi , buf+100  
2 mov al , 0x0  
3 mov ecx , 100  
4 std ; set direction flag  
5 rep stos [rdi], al
```



x86 System-V ABI



⁸ The direction flag `DF` in the `%EFLAGS` register must be clear (set to "forward" direction) on function entry and return. Other user flags have no specified role in the standard calling sequence and are *not* preserved across calls.

↔ Enter enclave with *RFLAGS.DF=0*



EENTER



RFLAGS.DF = 0

enclave_func:

```
buf = malloc(100);  
memset(buf, 0x00, 100);
```

enclave_heap:





Intended heap memory initialization: left-to-right




RFLAGS.DF = 0

enclave_func:

```
buf = malloc(100);  
memset(buf, 0x00, 100);
```



enclave_heap:



↔ Enter enclave with *RFLAGS.DF=1*



EENTER

RFLAGS.DF = 1

enclave_func:

```
buf = malloc(100);  
memset(buf, 0x00, 100);
```

enclave_heap:





Enclave heap **memory corruption**: [right-to-left...](#)



EENTER


RFLAGS.DF = 1

enclave_func:

```
buf = malloc(100);  
memset(buf, 0x00, 100);
```



enclave_heap:



Summary:

A potential security vulnerability in Intel SGX SDK may allow for information disclosure, escalation of privileges or denial of service. Intel is releasing software updates to mitigate this potential vulnerability. This potential vulnerability is present in all SGX-enabled BIOS with the affected SGX SDK versions.

Vulnerability Details:

CVEID: CVE-2019-14365

Description: Insufficient input validation in Intel® SGX SDK wrappers shown below may allow an authenticated user to enable information disclosure, escalation of privilege or denial of service via local access.

CVSS Base Score: 7.8 (High)

CVSS Vector: CVSS:3.1/AV:L/AC:H/PR:L/UI:N/S:C/C:H/I:N/A:U

CVEID: CVE-2019-14366

Description: Insufficient input validation in Intel® SGX SDK wrappers shown below may allow an authenticated user to enable information disclosure, escalation of privilege or denial of service via local access.

CVSS Base Score: 7.0 (High)

CVSS Vector: CVSS:3.1/AV:L/AC:H/PR:L/UI:N/S:C/C:H/I:N/A:U

SGX-AC: Building an intra-cacheline side-channel



There's more! **Alignment Check (AC) flag** enables **exceptions for unaligned data accesses** → *intra-cacheline side-channel* 😊

enclave_func:

```
uint16_t d = lookup_table[secret];
```

enclave_data:



SGX-AC: Building an intra-cacheline side-channel



Enter enclave with *RFLAGS.AC=1* and secret index=0

→ well-aligned data access: **no exception**



EENTER

RFLAGS.AC = 1

enclave_func:

```
uint16_t d = lookup_table[secret];
```

secret = 0



enclave_data:

A

B

C


D

64B cacheline


SGX-AC: Building an intra-cacheline side-channel




Enter enclave with *RFLAGS.AC=1* and secret index=1
→ unaligned data access: **alignment-check exception...**



Tier 2: Sanitizing the enclave API



**Tier 1
ABI**




**Tier 2
API**




**Tier 3
APP**

Validating pointer arguments: Confused deputy attacks



Validating pointer arguments: Confused deputy attacks



Validating pointer arguments: Confused deputy attacks


```
let's world from enabled application binary!
-> console output at 0x100000000

(Setting user-provided command line arguments
argv[0] 0x100000000 = 'file:///usr/bin/...'
argv[1] 0x100000001 = 'super secret sensitive string'
argv[2] 0x100000002 = 'root!')


[ 1] ---- return from strx_write(...) = 249
[ 1] ---- sys_exit_group (returning 0)
[ 1] now kill other threads in the process
[ 1] walk thread_list (callback=0x100000003)
[ 1] now exit the process
[ 1] ipc broadcast: IPC_CLD_EXIT(1, 1, 0)
[ 1] found port 0x100000004 (handle 0x100000004) for process 0 (type 0000)
[ 1] found port 0x100000008 (handle 0x100000008) for process 0 (type 0001)
[ 1] parent not here, need to tell another process
[ 1] ipc broadcast: IPC_CLD_EXIT(1, 1, 0)
[ 1] found port 0x10000000c (handle 0x10000000c) for process 0 (type 0000)
[ 1] found port 0x100000010 (handle 0x100000010) for process 0 (type 0001)
[ 1] this is the only thread I
[ 1] exiting ipc helper
[0x100000010] ipc helper thread terminated
[ 1] selecting port 0x100000014 (handle 0x100000014) for process 0
[ 1] selecting port 0x100000018 (handle 0x100000018) for process 0
[ 1] process 10020 exited with status 0
```




 **Idea:** 2-stage approach ensures *string arguments fall entirely outside enclave*




✘ ... **but** what if we try passing an **illegal, in-enclave pointer** anyway?




⚠ Enclave **first** computes length of secret, in-enclave buffer!



! ... and only afterwards verifies whether *entire string* falls outside enclave



🔍 Idea: `strlen()` timing as a side-channel oracle for in-enclave null bytes 😊



Challenge: Building a precise null byte oracle




What about measuring execution time?

Building the oracle with strlen() timing?

Execution timing side-channel?

⊗ **Too noisy:** we need to measure timing of a single x86 increment instruction...



Challenge: Building a precise null byte oracle



What about measuring page faults?

Protection from Side-Channel Attacks

Intel® SGX does not provide explicit protection from side-channel attacks. It is the enclave developer's responsibility to address side-channel attack concerns.

In general, enclave operations that require an OCall, such as thread synchronization, I/O, etc., are exposed to the untrusted domain. If using an OCall would allow an attacker to gain insight into enclave secrets, then there would be a security concern. This scenario would be classified as a side-channel attack, and it would be up to the ISV to design the enclave in a way that prevents the leaking of side-channel information.


An attacker with access to the platform can see what pages are being executed or accessed. This side-channel vulnerability can be mitigated by aligning specific code and data blocks to exist entirely within a single page.

More important, the application enclave should use an appropriate crypto implementation that is side channel attack resistant inside the enclave if side-channel attacks are a concern.

<https://software.intel.com/en-us/node/703016>

Counting strlen() loop iterations with page faults?

✘ **Temporal resolution:** progress requires both code + data pages mapped in




Challenge: Counting `strlen()` loop iterations



What about leveraging interrupts?

SGX-Step: Executing enclaves one instruction at a time




Van Bulck et al. "SGX-Step: A practical attack framework for precise enclave execution control", SysTEX 2017 [VBPS17]

Van Bulck et al. "Nemesis: Studying Microarchitectural Timing Leaks in Rudimentary CPU Interrupt Logic", CCS 2018 [VBPS18]


<https://github.com/jovanbulck/sgx-step>

SGX-Step: Executing enclaves one instruction at a time




Building a deterministic strlen() null byte oracle with SGX-Step

 Execute *exactly one* enclave instruction → timer interrupt



Building a deterministic strlen() null byte oracle with SGX-Step

 Page table **accessed bit set?** → **strlen++** → resume



CVE-2018-3626: ALL YOUR ZERO BYTES



ARE BELONG TO US

Breaking AES-NI with the strlen() null byte oracle



```
...  
aesenc xmm0  
aesenc xmm0  
aesenclast xmm0  
...
```





INTERRUPT

(store registers)

Enclave SSA memory

```
0xAB 0x82 0x99 0x00  
...  
...
```

Breaking AES-NI with the strlen() null byte oracle



Summary: API-level attack surface

Runtime		SGX-SDK	OpenEnclave	Graphene	SGX-LKL	Rust-EDP	Asylo	Keystone	Sancus
Vulnerability									
Tier2 (API)	#4 Missing pointer range check	○	★	★	★	○	●	○	★
	#5 Null-terminated string handling	★	★	○	○	○	○	○	○
	#6 Integer overflow in range check	○	○	●	○	●	○	●	●
	#7 Incorrect pointer range check	○	○	●	○	○	●	○	●
	#8 Double fetch untrusted pointer	○	○	●	○	○	○	○	○
	#9 Ocall return value not checked	○	★	★	★	○	●	★	○
	#10 Uninitialized padding leakage	[LK17]	★	○	●	○	●	★	★



Read the paper for more API attacks!

Summary: API-level attack surface

Runtime		SGX-SDK	OpenEnclave	Graphene	SGX-LKL	Rust-EDP	Asylo	Keystone	Sancus
Vulnerability									
Tier2 (API)	#4 Missing pointer range check	○	★	★	★	○	●	○	★
	#5 Null-terminated string handling	★	★	○	○	○	○	○	○
	#6 Integer overflow in range check	○	○	●	○	●	○	●	●
	#7 Incorrect pointer range check	○	○	●	○	○	●	○	●
	#8 Double fetch untrusted pointer	○	○	●	○	○	○	○	○
	#9 Ocall return value not checked	○	★	★	★	○	●	★	○
	#10 Uninitialized padding leakage	[LK17]	★	○	●	○	●	★	★



Critical oversights in production and research code

→ across TEEs and programming languages (incl. safe langs like Rust)

Summary: API-level attack surface

	Runtime	SGX-SDK	OpenEnclave	Graphene	SGX-LKL	Rust-EDP	Asylo	Keystone	Sancus
Tier2 (API)	#4 Missing pointer range check	○	★	★	★	○	●	○	★
	#5 Null-terminated string handling	★	★	○	○	○	○	○	○
	#6 Integer overflow in range check	○	○	●	○	●	○	●	●
	#7 Incorrect pointer range check	○	○	●	○	○	●	○	●
	#8 Double fetch untrusted pointer	○	○	●	○	○	○	○	○
	#9 Ocall return value not checked	○	★	★	★	○	●	★	○
	#10 Uninitialized padding leakage	[LK17]	★	○	●	○	●	★	★



Generally understood (Iago attacks) but **still widespread**, not exclusive to library OSs

Checkoway et al. "Iago Attacks: Why the System Call API is a Bad Untrusted RPC Interface" ASPLOS 2013 [CS13]



Washes away Bacteria

*Frequent hand washing helps
keep your family healthy.*



Safeguard[®]

White with
touch of Aloe



Conclusions and outlook


Take-away message



Secure enclave interactions require proper **ABI and API sanitizations!**


Conclusions and outlook

Take-away message

 Secure enclave interactions require proper **ABI and API sanitizations!**

- Large **attack surface**, including subtle **side-channel oversights**. . .
- **Defenses:** need to research more **principled sanitization strategies**
- **User-to-kernel analogy:** learn from experience with **secure OS development**



 <https://github.com/jovanbulck/0xbadc0de>

A Tale of Two Worlds: Assessing the Vulnerability of Enclave Shielding Runtimes

*Jo Van Bulck*¹ David Oswald² Eduard Marin² Abdulla Aldoseri²
Flavio D. Garcia² Frank Piessens¹

¹imec-DistriNet, KU Leuven ²The University of Birmingham, UK



Hardware-aided trusted computing devroom, FOSDEM, February 1, 2020

References I



S. Checkoway and H. Shacham.

Iago Attacks: Why the System Call API is a Bad Untrusted RPC Interface.

In *International Conference on Architectural Support for Programming Languages and Operating Systems, ASPLOS*, pp. 253–264, 2013.



S. Lee and T. Kim.

Leaking uninitialized secure enclave memory via structure padding.

arXiv preprint arXiv:1710.09061, 2017.



K. Murdock, D. Oswald, F. D. Garcia, J. Van Bulck, D. Gruss, and F. Piessens.

Plundervolt: Software-based fault injection attacks against intel sgx.

In *Proceedings of the 41st IEEE Symposium on Security and Privacy (S&P'20)*, 2020.



J. Noorman, J. Van Bulck, J. T. Mühlberg, F. Piessens, P. Maene, B. Preneel, I. Verbauwhede, J. Götzfried, T. Müller, and F. Freiling.

Sancus 2.0: A low-cost security architecture for IoT devices.

ACM Transactions on Privacy and Security (TOPS), 20(3):7:1–7:33, 2017.



M. Schwarz, M. Lipp, D. Moghimi, J. Van Bulck, J. Stecklina, T. Prescher, and D. Gruss.

ZombieLoad: Cross-privilege-boundary data sampling.

In *CCS*, 2019.



J. Van Bulck, M. Minkin, O. Weisse, D. Genkin, B. Kasikci, F. Piessens, M. Silberstein, T. F. Wenisch, Y. Yarom, and R. Strackx.

Foreshadow: Extracting the keys to the Intel SGX kingdom with transient out-of-order execution.

In *Proceedings of the 27th USENIX Security Symposium*, 2018.



J. Van Bulck, F. Piessens, and R. Strackx.

SGX-Step: A practical attack framework for precise enclave execution control.

In *SysTEX*, pp. 4:1–4:6, 2017.

References II



J. Van Bulck, F. Piessens, and R. Strackx.

Nemesis: Studying microarchitectural timing leaks in rudimentary cpu interrupt logic.

In *ACM CCS 2018*, 2018.




J. Van Bulck, N. Weichbrodt, R. Kapitza, F. Piessens, and R. Strackx.


Telling your secrets without page faults: Stealthy page table-based attacks on enclaved execution.

In *Proceedings of the 26th USENIX Security Symposium*, pp. 1041–1056, 2017.


TEE design: Single-address-space vs. world-shared memory approaches



edger8r: Input/output buffer cloning



Intel SGX strlen oracle attack



Exploitation challenges: Building a precise null byte oracle



Goal: Precisely measure strlen() loop iterations?

```
1 size_t strlen (char *str)
2 {
3     char *s;
4
5     for (s = str; *s; ++s);
6     return (s - str);
7 }
```

```
1     mov    %rdi,%rax
2 1:  cmpb   $0x0,(%rax)
3     je    2f
4     inc   %rax
5     jmp  1b
6 2:  sub    %rdi,%rax
7     retq
```

⇒ tight loop: 4 asm instructions, single memory operand, single code + data page

Reconstructing the full AES-NI round key

Algorithm 1 `strlen()` oracle AES key recovery where $S(\cdot)$ denotes the AES SBox and $SR(p)$ the position of byte p after AES ShiftRows.

```
while not full key  $K$  recovered do
   $(P, C, L) \leftarrow$  random plaintext, associated ciphertext, strlen oracle
  if  $L < 16$  then
     $K[SR(L)] \leftarrow C[SR(L)] \oplus S(0)$ 
  end if
end while
```
