How to run Linux on RISC-V

with open hardware and open source FPGA tools

FOSDEM (2020-02-02)



Drew Fustini drew@oshpark.com

Twitter: @pdp7







- Open Source Hardware designer at OSH Park
 - PCB manufacturing service in the USA
 - drew@oshpark.com / Twitter: @oshpark
- Volunteer Member of Board of Directors of BeagleBoard.org Foundation
 - small open source Linux boards
 - drew@beagleboard.org
- Volunteer Member of the Board of Directors of the Open Source Hardware Association (OSHWA)
 - Open Source Hardware Certification Program: https://certification.oshwa.org/



Open Hardware Summit 2020 in NYC (USA) on March 13th (Friday) https://2020.oshwa.org/



2020 Open Hardware Summit | March 13th 2020, NYU School of Law, New York



Statement of Principles:

Hardware whose **design** is made **publicly available** so that anyone can **study**, **modify**, **distribute**, **make**, and **sell** the design or hardware based on that design



Documentation <u>required</u> for electronics:



Editable source files for CAD software such as KiCad or EAGLE

Bill of Materials (BoM)

Not strict requirement, but best practice is for all components available from distributors in **low quantity**

36c3 talk: Linux on Open Source Hardware with Open Source chip design



- Originally written for **CERN** designs hosted in the **Open Hardware Repository**
- Can be used by **any designer** wishing to **share design** information using a **license compliant** with the **OSHW definition criteria**.

<u>CERN OHL version 1.2</u>

Contains the license itself and a guide to its usage



Slides: https://github.com/pdp7/talks/blob/master/fosdem20.pdf



Section: <u>RISC-V</u> the instruction set for everything?

• When you write a program in the Arduino IDE, it is compiled into instructions for the microcontroller to execute.

- How does the compiler know what instructions the chip understands?
 - defined by the Instruction Set Architecture
 - The **ISA** is a standard, a set of rules that define the tasks the processor can perform.
 - Examples: x86 (Intel/AMD) and ARM
 - Both are proprietary and need commercial licensing



- RISC-V: Free and Open RISC Instruction Set Arch
 - "new instruction set architecture (ISA) that was originally designed to support computer architecture research and education and is now set to become a standard open architecture for industry"



- RISC-V: Free and Open RISC Instruction Set Arch
 - Instruction Sets Want To Be Free: A Case for RISC-V
 - David Patterson, UC Berekely *co-creator of the original RISC!*
 - https://www.youtube.com/watch?v=mD-njD2QKN0
 - RISC-V Summit 2019: State of the Union
 - Krste Asanovic, UC Berkeley
 - https://www.youtube.com/watch?v=jdkFi9_Hw-c



Krste Asanovic UC Berkeley, RISC-V Foundation, & SiFive Inc. <u>krste@berkeley.edu</u>

> RISC-V Summit San Jose Convention Center, CA, USA December 10, 2019

🚥 🦊 🕂



What's Different about RISC-V?

- Simple
 - Far smaller than other commercial ISAs
- Clean-slate design
 - Clear separation between user and privileged ISA
 - Avoids µarchitecture or technology-dependent features
- A modular ISA designed for extensibility/specialization
 - Small standard base ISA, with multiple standard extensions
 - Sparse and variable-length instruction encoding for vast opcode space
- Stable
 - Base and standard extensions are frozen
 - Additions via optional extensions, not new versions
- Community designed
 - With leading industry/academic experts and software developers



RISC-V Timeline





RISC-V Ecosystem

Open-source software:

Gcc, binutils, glibc, Linux, BSD, LLVM, QEMU, FreeRTOS, ZephyrOS, LiteOS, SylixOS, ...

Commercial software:

Lauterbach, Segger, IAR, Micrium, ExpressLogic, Ashling, AntMicro, Imperas, UltraSoC ...

Software

ISA specification Golden Model

Compliance

Hardware

RISC

Foundation

Open-source cores: Rocket, BOOM, RI5CY, Ariane, PicoRV32, Piccolo, SCR1, Shakti, Serv, Swerv, Hummingbird, ...

Commercial core providers:

Alibaba, Andes, Bluespec, Cloudbear, Codasip, Cortus, InCore, Nuclei, SiFive, Syntacore, ...

Inhouse cores: Nvidia, WD, +others



- rd/rs1/rs2 in fixed location, no implicit registers
- Immediate field (instr[31]) always sign-extended
- Floating-point adds f0-f31 registers plus FP CSR, also fused mul-add four-register format
- Designed to support PIC and dynamic linking

	,	F	RV 32		
2 5	215	50-	0	0 0	RISC-V Reference Card
Base Integer In	1.12	vections (3.	21641128)		
Category Name	Frend	RY(32)6	HELEDALT BASE		
Loads Load Byte		LB	rd,rul,imm		
Load Harbord		Lowin Los	re.col.im		
Load Byte Unsigned	1	LAU	rd.rsl.imm		
Load Half Unsigned	i.	Laniminary	rd.rsl.imm		
Stores Store Byte	5	18	ral, ral, imm		
Store Halfword	5	58	rsl,rs2,imm		
Store Word	÷.	E(#1810)	rel.rel.im		
Shifts Shift Left		ELL(W D)	18,181,182		
Shift Left Immediate	4	(0 W)1430	rd, rsl, shant		
Shift Kuld Immediate	7	BREEK 190100	rd.rul.shows		
Shift Right Arthrestic		SRA(W D)	rd, ral, ral		
Shift Right Arith Imm	1	SHAT(W(D)	rd, cul, shawt		
Arithmetic ADD	R	A00((W(D)	18,191,192		
ADD Immediate	1	A001(w 0)	rd.col.imm		
SUBtract		009(IWD)	14.121.125		
Load Upper Inen		101	rd, Lass		
Logical XOR	÷	A18	rd-ral-ral		
XOR Immediate	1	1001	ed, cal, imm		
OR.	н.	OR	rd.rsl.rs2		
OR Immediate	1	081	rd,cal,imm		
AND	я.	ARD	#8, #81, #82		
AND Immediate	÷	AND 1	rd.rsl.imm		
Compare Set 4		10.7	rd, cal, cal		
Set a lineare	4	10.71	F8, C81, 188		
Set c Iran Unsigned	ï	10.10	rd, ral, ins		
Branches Branch =	58	101	rel.re2.imm		
Branch #	58	848	ral, ral, imm		
Branch <	548	86.7	rsl,rs2,imm		
Branch z	58	0-08	rel,re2,imm		
Branch < Unsigned	200	86.70	F91, F92, 188		
home & Link Mr.	-20	184	rel.rel.im		
Jump & Link Register	ï	781.8	rd.ral.ine		
Synch Synch thread	1	PERCE			
Synch Instr & Data	1	PERCE-I			
System System CALL	1	SCALL			
System BREAK	4	IBRIAN		32-bit Instruction Formats	
Counters ReaD CYCLE	1	RECYCLE	11		
Bush Trut	1	ADD THE		1 1 1 10 10 10 10 10 10 10 10 10 10 10 1	
ReaD TIME upper Half	i.	ADTINES	14	harf of si hard it grow	
ReaD INSTR RETIRed	i.	RECHTTNET	14	some Elizat in hit in Elizat	
ReaD INSTR upper Half	1	REINSTRUCT	et.	so and limit in he be difine that make and	
				where he states up and the states of the sta	



		U	/

RV32I / RV64I / RV128I + M, A, F, D, Q, C RISC-V "Green Card"							
	0 08		RISC-V Reference Card ®				
Rase Interes Instructions (32(64)328)	BV Privileged Instructions (32)64(138)	3 Ontinnal FP Extensions: 8V32/FIDIO)	Optional Compressed Instructions: BVC				
Category Name Fint BV(32104112832 Base	Category Name First EV meeting	Category Namegus RV(F)D(Q) (HHYSP,DP,QP)	Category June Pint RVC				
Loads Load Byte I LB rd, rul, ima	CSR Access Atoms R/W R CORRS ed. car. ral	Load Los I FL(8,0,0) rd,ral, ins	Loads Land Hard CL C.LN od', ral', imm				
Load Hallword 1 LB rd, rel. ins	Atomic Road & Set Bit R. CIBBEL ed. car.evi	Store Store 5 71(04.3.0) 281.282.ine	Load Word SP CI C.LNEP ed. Lon				
Load Word [L(W D Q) rd.rel.ims	Atomic Road & Coar Bill R CSBBC rd, esc., rel	Arithmetic ADD R 7300.(S(D(Q) rd.cel.rel	Load Deutife CL C-LD rd',rsi',ims				
Load Byte Unsigned I LBU rd, rul, imm	Mumic R/W Iven R. CSRRW1 rd, car, Lass	SUBtest R PEDB.(S(b)Q) ed.esl.es2	Load Double SP CI C.LMSP rd., Inn				
Load Mel Unsigned 1 Linix 1932 vd. vol. imm	Allowic Read & Set Bit Svin R COBBET ed. car, Las	MASSARY R PHES. (E)D(Q) ed. est. est	Load Quad CL C.10 rd',rs)',imm				
Stores Shire Syls 5 25 191,792,188	Charma Assed & Char BA Strin: R. SCHRC1 24_USC.Line	CEVIDE R 2517.1810101 sd.rs1.rs2	Load Qued SP CI C.LQSP rd, Las				
There want to provide and and inter	Change Level Inc. call R. BCALL	ROWER ROLL R. PROPERTY (FIRID) PALINE	Load Byte Chargenet CL [C.180 108, 1917, 198				
Shifts Shift & Statistics Tal. 181.	Environment Return R. 1997	Manual Alabert B manual (1) (1) (1)	First Load Provide CL (C.FLW FW .FS1', 188				
This ist immediate 1 01111/00/01 rd.rol.about	Tran Referred to Summing R (1971)	Number of Ania Collegest B. Control (10) (1) (1) (1) (1) (1)	First Load Bloot GP (7) C. FURTH of June				
Shift Rank R STR. (Will) ed. rol. rol.	Redirect Day to Metarolizer 8 January	Neurope Matters ADD R remain (sinis) ed est est est	Post Load Double 52 Cl C. FLAST ed. Los				
Shift Right Immediate 1 INL1 (W 01 rd, ru), where	Preparation Tax to Supervisor R STT	Sign Inject Sold source R (78082, 0815105 rd, rsl, rsl	Stores Show Word CS C.TH ral', ral', ins				
Shuft Roght Arthreatic R (1884(19(5) rd, rsl, rs)	Interrupt was for interrupt & berg	Negative SiGN searce R #2008.78.(5(5)0) ed.rol.col	More Word SP CSS C. OWEP (#2, imm				
Shift Right Arith Inum I DRR2(W D) rd, rol, whose	MMU Supervisor PENCE R (APENCE, VM CK)	Nor Actin season R PROMIN. (2 0 0) ad. (31. CE)	Store Double CS C.50 rsl', rsl', ime				
Arithmetic ADD R ADD(WD) rd,rs1,rs2	Optional Multiply-Divide Extension: RV32M	Min/Max MNimur R PHIM. (S(2)05 ed. vsl. vsl	Store Double SP CSS C.SDEP rs2,188				
ADD Immediate ADD1(W D) rd,rsl,imm	Category Name Fmt RV32M (Mult-Div)	MAXIMUM R. PRAX.LE[D[0] ed.cel.re2	Store Quad CS C.50 rel',rel', imm				
SUBruck R grouiw(b) rd.rol.rol	Multiply MARIN' R MUL(1010) ed.rel.rel	Compare Company Ploat R PED. (21010) rd.rel.rel	Store Quad SP CSS C.SUE7 re2.imm				
Load Upper Irons U LUS rd, Loss	MERLIPHY upper Half R MUER cd.rsl,rsl	Compare Post < R PL7.(5)0(0) sd,rsl,rs2	Float Store Word CSS C.FDV cd', cal', ins				
Add Upper Iron to PC U ACIPC 114, Imm	POLIDIA Half Signation R. HULKOU cd.rs1,rs2	Compare Ploat 6 R PLE.(3)0)0) ed.esi.esi	Pleas Shore Double CSS/C-FED ed', ral', ima				
Logical NOR R 208 rd,rs1,rs2	MULTURY Support Part Strag R (MISLAR) 208, CR1, CR2	Categorize Classify Tep R. PCLASS.CE.R.Q. EA.EAL	Picat Store Word SP CSS[C.F2832 14, Los				
RDR Immediate 1 XIB1 rd, rs1, 188	Divide Divids R DIV((W(D) rd.rs),rs)	Move Nove Store Store Store 2 Percent Process	Plost Store Double SP3C355C-F3107 - rd, See				
OR N OR PRITEILIEI	DOOD UNDERED R DEVE CALENIARY	More to Player R. Player, and real	Arthmetic ADD CR C.ADD FE.FEI				
450 E 100 10,151,150	Ritherder Grannad R. Senerginith, ed. col. col.	Compart from the improved B PCVT, (E(5)(0), W) ed. ral	ADD Immediate C1 (CADD) rd. imm				
AND Immediate 1 AND 1 and 1 and	Optional Atomic Instruction Extension: BVA	Convert to but # POVT.9.(810-03 rd.rs)	ADD Word Imm. Cl. C. ADD W. ed. imm.				
Compare Set 4 R SLP Ed. rsl. cs2	Category Name Free RV(32)84(128)A (Atumit)	Convert to let Unsigned R POVT.ML.(S)D(Q) rd.rel	ADD SP Into * 16 CI C.ADD1144P at, imp				
Set c Immediate 1 SLT1 rd, rel, imm	Load (and Reserved R LR. (Winig) ed. rel	Configuration Road Stat R. PRC2B and	ADO SP Imm * 4 CTW/C_ADD140PS rd', imm				
Set « Unsigned R SLEU rd, rel, rel, rel	Store Store Conditions R. (SC. (W(D)D) ed. rol. rol.	Read Rounding Hede R. 1908	Load Immediate CI C-LL rd. imm				
Set + here Unsigned 1 653 2 rd, cal, ins	Swap Enter R ANDRAD, (Wibig) ed. ral, ra2	Read Page R PRFLADE rd	Lond Upper Irrey CI C.AUT rd., imp				
Branches Brunch + 58 080 rel.rs2, ian	Add ADD R ANDADD. (Winis) rd.rsl.rs2	Swap Status Res R POCER rd.rs1	Movie CR C.MV zd.zel				
Branch + 58 888 rol,rol,im	Logical NOA R Antain. (wibig) ed, ral, ral	Swap Rounding Mode R 2558 24,231	BUB CR C.STR and , and				
Branch + 58 BLF ral,ral,iam	AND R ANDAND.(4)0(4) rd,rs1,rs2	Swep Field R. PSPLASS rd, ral	SUB Word CR (C.SUBW ##',rs2'				
Branch 2 58 BOB Esl, re2, Lms	DATA FALLER DATA CHIDIDE CALTELIER	Swap Rounding Mode Invin 1 (1986) 24, 188	Logical XOA C5 C-808 rd".rs2"				
Branch & Unsepted Sid BLTU 191,192,186		A Continuent CB Contemporary BM/C (1177)	04 05 0.08 18,752				
Transa & Link Wei 10 100 101 101 100	Hiteren Lineman R Decision (V(3)(2) 14, rel, rel	A Machinery Name and RV(FIDIO) (MIRA DR OP)	AND US C.300 FE', FST				
home & Long Recomment 1 12228 and 1221 and	Maximum Dissigned B. Antibally, relation of col col	Manya Mass from Internet & PWF. (2 (2) .8 rd. rs.)	Shifts Shift Left from CT 2, 412.1 of Line				
Synch Earth Bread I PERCE		Move to integer R PHY. K. (010) rd. rs1	Shift Bught Immediate CB C. 181.1 pd				
Sanch Instr & Data 1 PERCE 1		Convert Convert from In R. (PCVT. (5)5(0). (L(T) rd, rst	Shift Rupp Arth Inne CB (JIA) ed . Len				
System System CALL I SCALL		Convert from Int Unsured R POVT. (S [D(Q). (L)THI P4, P41	Branches Branch=0 CB C.88Q8 ral', ins				
System BREAK 1 STREAK	16-bit (RVC) and 32-bit Instruction Formats	Consert to Int. B. PCVT. (L T). (B D Q) rd, ral.	Branchell CB C.mitt ral', imm				
Counters Road-CVCLE 1 RECEVLE ed		Convert to Int Unsignal R POVT. (1. (7)0. (5 (5) Q) rd, rol	Jump Jump CI C-2 jum				
ReaD CYCLE upper Helf [BDCVCLEN ed	CI half King of a		Juma Register CR (C.28 24, 18)				
ReaD TIME I RETIRE rd	CSS hand in 1211 in or A	hard of a hard of land	Jump & Link 361 CI C-182 Inn				
ReaD TIME upper Half 1 RDEINER eit	CIW Sent Int I I I	and a last a quit	Jurg & Link Register CR C./BLR EAL				
Read INSTR RETired ADCROTRET rd	CL famil and set and set as 5	an 11.5 of al hard hard grade	System Env. BREAK CI C.EBREAK				
Analy 25578 soper Heff 1 (ADDNETRETH, ad	CS hard has of he of a SS her	to any set of the set					
	La hard her wat	I have a second second	46				

RISC-V and Industry

- Designed to be extensible
 - Microcontroller to supercomputer
- RISC-V Foundation now controls standard: riscv.org
 - Over 400 members: companies, universities and more
 - YouTube channel has hundreds of talks!
 - https://www.youtube.com/channel/UC5gLmcFuvdGbajs4VL-WU3g
- Companies like Nvidia and Western Digital will ship millions of devices with RISC-V
- Avoid ARM licensing fees
- Freedom to leverage open source implementations
 - BOOM, Rocket, PULP, SweRV, and many more



RISC-V: The Free and Open RISC Instruction Set Architecture

RISC-V is a free and open ISA enabling a new era of processor innovation through open standard collaboration. Born in academia and research, RISC-V ISA delivers a new level of free, extensible software and hardware freedom on architecture, paving the way for the next 50 years of computing design and innovation.

NEW TO RISC-V? LEARN MORE



RISC-V SUBSCRIBED Ĺ 7.86K subscribers RISC Q HOME VIDEOS PLAYLISTS COMMUNITY CHANNELS ABOUT

Uploads PLAY ALL



RISC-V Summit 2019: 69 SafeRV Building Blocks for ...

RISC-V Summit 2019: 61 Andes RISC V Processor...

150 views · 1 week ago

210 views · 1 week ago

563 views · 1 week ago



RISC-V Summit 2019: 64 Ara 2 0 64 bit RISC V Vector...

22:42

237 views · 1 week ago

RISC-V Summit 2019: 63 Working Towards a Commo ...

20-5

467 views · 1 week ago

RISC-V Summit 2019: 59 **RISC V Processor Verificati...**

= SORT BY

23:50

21:31

100

76 views · 1 week ago



RISC-V Summit 2019: 62 Ruby Sponsor SiFive presen...

36 views · 1 week ago



22:23 RISC-V Summit 2019: 49 SweRV Cores Roadmap

151 views · 1 week ago



RISC-V Summit 2019: 50 **RISC V Enclaves A Clean...**

77 views · 1 week ago



RISC-V Summit 2019: 54 RISC V A New Zero Trust... 52 views · 1 week ago

RISC-V Summit 2019: 48 Ruby Sponsor SiFive presen...

122 views · 1 week ago



RISC-V Summit 2019: 51 seL4 on RISC V Verified OS ...

108 views · 1 week ago



RISC-V Summit 2019: 60

54 views + 1 week ago

RISC-V Summit 2019: 46 Headline Sponsor Western... **RISC V For Heterogeneous...** 54 views · 1 week ago



RISC-V Summit 2019: 58 Innovation in CPU... 180 views · 1 week ago

18:01



RISC-V Summit 2019: 53 Integrate RISC V to build... 58 views · 1 week ago



RISC-V Summit 2019: 56 OneSpin presents More tha ...











RISC-V and the world

- RISC-V Foundation moving from US to Switzerland
- Nations such as India have RISC-V initiatives
 - Desire for sovereign technology and avoid backdoors from other nations
- Strong interest from chipmakers in China
 - U.S. companies have been banned from doing business with Huawei... who's next?
 - ARM deemed UK-origin tech so ok to do business with Huawei, but what will brexit-govt bring?

- My column in the latest Hackspace Magazine is an introduction to RISC-V and how it is enabling open source chip design:
 - hackspace.raspberrypi.org/issues/27/



Drew Fustini				
—				
COLUMN				SPARK
			-	
0				
Oben-s	ource	cnic)S	
• • • • •		P		
Breaking free of chip desi	gn monopolies with RIS	C-V		
bied ing ince of early been	6			
11.000	her ber	we think about	open*Patterson	explained to VentureBeat
Capit	what what	at open-source	at the RISC-V Si	ammit back in December.
		dware means, we	But when it can	ne to hardware, it was w with BISC-V we get the
	the	board design	same kind of be	nefit. It helps education,
(May)	available. But what abou	ng freely it the processor?	and it helps con This open sta	npetition." ndard proved to be
	Is there a way to make h	ardware that is	useful outside o	f academia. Nvidia and
AL AN	truly open source? This is dedicated to an exciti	month's column ng – and	of devices with	are now shipping millions RISC-V processors.
	surprisingly political - d	development in	These compani-	es have the freedom to
Drew Fustini	chip design. When you write a proc	aram in the	leverage open-s while avoiding.	ource implementations ARM licensing fees –
🐱 @ada7	Arduino IDE, it is compil	ed into	which can reall	y add up when shipping
	instructions for the micr	rocontroller to	large volumes.	Nations such as
Drew Fustini is a hardware	the compiler know			India see the
developer. He is the Vice	what instructions the chip understands?	The ISA is	a standard,	importance of being able to create
President of the Open Source	This is defined by the	a set of r	ules that	processors that are
Hardware Association, and a	Instruction Set	define t	hetasks	not under the control
BeagleBoard.org Foundation.	Architecture. The ISA	the pro	ocessor	of a foreign
Drew designs circuit boards for	rules that define the	can pe	erform	may be forced to
OSH Park, a PCB manufacturing	tasks the processor			build in backdoors for
BeagleBone Python library.	can perform.			their own
	Chances are that both the data centre streamin	your laptop and	government. Th	ere is also strong interest rs in China, especially now
	movie are using an ISA (owned by Intel or	that US company	ies have been banned
	AMD. The processor in y	our smartphone	from doing busi	ness with Huawei.
	is almost certainly using	g a proprietary ISA	With these fir	nancial and political
	licensed from ARM. Proj	prietary standards	motivations, plu	is an increasingly mature
	can be overpriced, preve	at when	and twate ecosys	the long hofee were home

Enter RISC-V, a free and open ISA

created by researchers at UC Berkeley, led

y Krste Asanović and David Patterson.

Ve were always jealous that you could

net industrial-strength software that was

companies change strategy

device with a RISC-V processor in your

You can learn more about the exciting

possibilities that RISC-V unleashes from

Dr. Megan Wachs by pointing your web

browser to hsman cc/ow4ed1

home or pocket.





"completely free (as in freedom) and open source 32-bit microcontroller based on the RISC-V architecture"



OnChip Open-V

A 32-bit RISC-V based Microcontroller





- IowRISC is a not-for-profit organisation whose goal is to produce a fully open source System-on-Chip (SoC) in volume
 - "We will produce a SoC design to populate a low-cost community development board and to act as an ideal starting point for derivative open-source and commercial designs"
- OpenTitan project with Google
 - Announcing OpenTitan, the First Transparent Silicon Root of Trust

• <u>The Future of Operating Systems on RISC-V</u>

- Alex Bradbury gives an overview of the status and development of RISC-V as it relates to modern operating systems, highlighting major research strands, controversies, and opportunities to get involved.
- https://www.youtube.com/watch?v=emnN9p4vhzk





- Tutorial for the v0.7 lowRISC release
 - By Jonathan Kimmitt (lead developer), and Alex Bradbury (lead reviewer)
 - https://www.cl.cam.ac.uk/~jrrk2/docs/ariane-v0.7/tutorial/
 - Digilent Nexys A7-100T: \$265
 - This tutorial adds further functionality towards the final SoC design:
 - Graphical Colour Console with X-windows support incorporating mouse and keyboard events.
 - Choice of SD-Card, Quad-SPI or Ethernet TFTP boot-loader with DHCP support.
 - Linux 5.3.8 RISCV kernel and updated Debian userland with advanced package tool.
 - Choice of RV64-GC Rocket (Chisel) or Ariane (SystemVerilog) CPU



- FOSSi Foundation
 - The Free and Open Source Silicon Foundation
 - "non-profit foundation with the mission to promote and assist free and open digital hardware designs"
 - Events: ORConf, Latch-up, Week of OSHW
 - Open Source Silicon Design Ecosystem
 - Talk by FOSSi co-founder Julius Baxter



- LibreCores
 - Project of the FOSSi Foundation
 - "gateway to free and open source digital designs and other components that you can use and re-use in your digital designs"
 - "advances the idea of OpenCores.org"





 "founded by the creators of the free and open RISC-V architecture as a reaction to the end of conventional transistor scaling and escalating chip design costs"

SiFive FE310 microcontroller

• <u>HiFive1</u>: Arduino-Compatible RISC-V Dev Kit



SiFive: Linux on RISC-V

- FOSDEM 2018 talk
 - YouTube: "Igniting the Open Hardware Ecosystem with RISC-V: SiFive's Freedom U500 is the World's First Linux-capable Open Source SoC Platform"
 - Interview with Palmer Dabbelt of SiFive



SiFive: Linux on RISC-V

HiFive Unleashed



 World's First Multi-Core RISC-V Linux Development Board

- SiFive FU540-C000 (built in 28nm)
 - 4+1 Multi-Core Coherent Configuration, up to 1.5 GHz
 - 4x U54 RV64GC Application Cores with Sv39 Virtual Memory Support
 - 1x E51 RV64IMAC Management Core
 - Coherent 2MB L2 Cache
 - 64-bit DDR4 with ECC
 - 1x Gigabit Ethernet
- 8 GB 64-bit DDR4 with ECC
- Gigabit Ethernet Port
- 32 MB Quad SPI Flash
- MicroSD card for removable storage
- FMC connector for future expansion with add-in cards

RISC-V Summit 2019: Linux on RISC V Fedora and Firmware Status Update

- https://www.youtube.com/watch?v=WC6e3g8uWdk ullet
- Wei Fu Software Engineer, Red Hat



RISC-V SI

183 views

₹7

ummit 2019: 10 Linux on RISC V Fedora and Firmware Status Update								
Jan 16, 2020	1 6	4 1 0	*	SHARE	≡+	SAVE		
ISC-V 91K subscribers				SU	BSCR	BED	Ņ	
Fedora GNOME Image on SiFive Unleashed



11

📥 Red Hat

#RISCVSUMMIT | tmt.knect365.com/risc-v-summit/

Targets

Supported





Virtual: libvirt + QEMU with graphics parameters (Spice).



Real Hardware: SiFive Unleashed with Expansion Board, PCI-E graphic Card & SATA SSD

Tested





QEMU for AndeStar V5 && ADP-XC7KFF676

Andes QEMU and AndeShape FPGA board



ICT SERVE Platform: FlameCluster

FPGA Cloud development platform (with PCI-E SSD and graphic Card)



#RISCVSUMMIT | tmt.knect365.com/risc-v-summit/

The current boot flow for Fedora on RISC-V





#RISCVSUMMIT | tmt.knect365.com/risc-v-summit/

18



RISC-V

This page contains details about a port of Debian for the RISC-V architecture called riscv64.

Contents

1. In a n	nutshell
1. V	What is RISC-V?
2. V	What is a Debian port?
3. V	What are the goals of this project in particular?
4. F	Progress
2. Upstr	eam project / Architecture
1. L	Jpstream project / Community
2. A	Architecture details
3. T	Foolchain upstreaming status
3. Hardı	ware
1. A	ASIC implementations, i.e. "real" CPU chips
	1. SiFive "Freedom U540" SoC (quad-core RV64GC) / "HiFive Unleashed"
	2. Planned

2. FPGA implementations

- Experiment to get Linux on the low cost Kendryte K210 RISC-V microcontroller
 - dual core 64-bit RISC-V at 400MHz with 8MB SRAM
 - Sipeed MAix BiT for RISC-V \$13
 - PDF: RISC-V NOMMU and M-mode Linux
 - youtube.com/watch?v=ycG592N9EMA&t=10394
 - jump to 2h 53m
- Many RISC-V Improvements Ready For Linux 5.5: M-Mode, SECCOMP, Other Features

Western Digital.

RISC-V NOMMU and M-Mode Linux

Damien Le Moal, Western Digital

Linux Plumbers Conference, September 9th, 2019

© 2019 Western Digital Corporation or its affiliates. All rights reserved.

Kendryte K210 SoC + Busybox

Sipeed MAIX Go Board (6+2 MB SRAM)

[0.00000.0 [0.00000] [0.00000.0 [0.00000] [0.00000.0 [0.00000] [0.00000.0 [0.00000] [0.000000.0 [0.00000] [0.000000.0 [0.00000] [0.000000.0 [0.00000] [0.000000.0 [0.000000] [0.000000.0 [0.000000] [0.000000.0 [0.000000] [0.000000.0 [0.000000] [0.0000000] [0.0000000] [0.0000000] [0.0000000] [0.0000000] [0.0000000]	Linux version 5.1.0-rc5-00314-g375c2321604f (<u>damien@</u> washi) (gcc version 8.2.0 (Buildroot 2018.11-rc2-00003-ga0787e9)) #221 SMP Fri May 10 15:17:17 JST 2019 earlycon: sbi0 at I/O port 0x0 (options '') printk: bootconsole [sbi0] enabled initrd not found or empty - disabling initrd Zone ranges: DMA32 [mem 0x00000000000-0x00000000807ffff] Normal empty Movable zone start for each node Early memory node ranges node 0: [mem 0x000000000000-0x00000000807ffff] Initmem setup node 0 [mem 0x00000000000-0x00000000807ffff] elf_nwcap is 0x112d Built 1 zonelists, mobility grouping off. Total pages: 2020 Kernel command line: console=hvc0 earlycon=sbi init=/bin/bash Dentry cache hash table entries: 1024 (order: 1, 8192 bytes) Inode-cache hash table entries: 512 (order: 0, 4096 bytes)
[0.000000]	sortingex_table <mark>Memory: 6284K/8192K available</mark> (920K kernel code, 101K rwdata, 158K rodata, 393K init, 95K bss, 1908K reserved, 0K cma-reserved)
[0.000000] [0.000000] [0.000000] [0.000000] [] [0.251433] [0.254361] [0.259473]	<pre>SLUB: HWalign=64, Order=0-3, MinObjects=0, CPUs=2, Nodes=1 rcu: Hierarchical RCU implementation. rcu: RCU calculated value of scheduler-enlistment delay is 25 jiffies. NR_IRQS: 0, nr_irqs: 0, preallocated irqs: 0 Freeing unused kernel memory: 392K This architecture does not have kernel memory protection. Run /bin/bash as init process</pre>
BusyBox v1.30.	1 (2019-05-10 14:49:46 JST) hush - the humble shell
<pre># mount -t pro # cat /proc/cp processor : 0 hart : 0 isa : rv64imaf processor : 1</pre>	c none /proc uinfo dc
hart : 1 isa : rv64imaf	dc

Western Digital.

Coming in 2020?

- Andes 27-series CPU
 - "32-bit A27 and 64-bit AX27 and NX27V cores, which will enter production in Q1 2020."
 - Andes' RISC-V SoC debuts with AI-ready VPU as Microchip opens access to its PolarFire SoC
- Microchip PolarFire SoC FPGA
 - Hard RISC-V with FPGA fabric... like the Xilinx Zync for ARM
- NXP iMX with RISC-V instead of ARM!
 - <u>"OpenHW Group Unveils CORE-V Chassis SoC Project, Buil</u> ding on PULP Project IP"



Karim Yaghmour @karimyaghmour

Spotted at RISC V summit: an iMX chip where the ARM core was ripped out and replaced with a RISC V/PULP - - just wow

CORE-V Ch Linux capable 1.5GHz CV64A host CPU and CV32E coprocessor X32/x16 (LP)DDR4, DDR3L memory	CORE-V Cha Security DEM Ciphers	tapeout 2H	
 3D / 2D GPUs with OpenGL support MIPI-DSI / CSI display / camera controllers Security: DRM Ciphers, key storage, random number generator, etc. GigE MAC PCIe 2.0 x1 port 2 USB 2.0 interfaces 3 SDIO interfaces for boot source, storage, etc 	Secure Clock eFuse Key Storage Random Number 20KB Secure RAM 20KB Secure RAM Street DMA x3 XTAL PLLs Valchdog x3 PVM x4 Timer x6 Secure JTAG	Application Processor CORE-V CV64A RV646C V68B I-cache PPU Coprocessor CORE-V CV32E RV32IMFCXpu/p On-Chip RAM (OCRAM) 29K8 OCRAM Mutmedia Mutmedia 20 Graphice: 19K964C (MS 2.0) 20 Graphice: 19K964C (MS 2.0) 20 Graphice:	Se BAI (1275 + 5956 25 lanes) Up to 45 + 553Mt 201K TOM, DB0552 Sch PDM hput Sch Ethernet (1222 1508, EEE & AVIB) 1 x PCIe 2.0 - 1 lane 2 x USB2 0 OTG + PHY 4 x UART 5Mbps 4 x 1 ¹ C 3 x SP1 MPI-CB1 4-bane with PHY MPI-CB1 4-bane with PHY MPI-CB1 4-bane with PHY External Memory UPDR4/DCR4/DCR3, up to 3200 Mbps 3 x SDI03 SH4MACS 1:304 Doal-ch QuestSP1 (OUP)
	Temperature Sensor OpenHW Group	1680060 VP8, H384 encoder	NAND Controller (BCHS2)

10:53 PM · Dec 10, 2019 · Twitter for Android



SAMSUNG

OSHW RISC-V Linux board for less than \$100?

- Goal: Sub-\$100 Open Source Hardware board that can run Linux on RISC-V
- Possible by FOSDEM 2021?
- Interested in working together?
 - drew@oshpark.com / Twitter: @pdp7
 - create a mailing list?

Slides: https://github.com/pdp7/talks/blob/master/fosdem20.pdf



Section: Open Source FPGA tools

- Hackspace Magazine column about how about open source FPGA tools developed by Claire Wolf (oe1cxw), David Shah and others have made FPGAs more accessible than ever before to makers and hackers:
 - hackspace.raspberrypi.org/issues/26/



The rise of the FPGA

Reconfigure your chips to suit your project

Drew Fustini 🤘 @pdp7 Drew Fustini is a hardware designer and embedded Linu developer. He is the Vice President of the Open Source Hardware Association, and a board member of the BeagleBoard.org Foundati Drew designs circuit boards for OSH Park, a PCB manufacturing service, and maintains the Adafrui eagleBone Python library.

PGAs have been the talk of the town at many of this year's hacker conferences. But what exactly is an FPGA, and why are they so hot right now? FPGA stands for Field Programmable Gate Array, a digital logic chip that can be programmed to reconfigure the internal hardware. An FPGA does not run software it physically changes the configuration of its gate arrays to adapt to the task at hand, making an FPGA an incredibly versatile tool. Need 25 PWM pins for a project? No problem. Want to replicate the functionality of a vintage CPU? Your FPGA has you

covered. Not only is

an FPGA versatile

but it is also better

at handling timing

critical tasks than

You can filter high

sneed sensor data

a microcontrolle

FPGAs are hot right now but they're not a new technology they've been used in industry for decades

fore it's read by your proc offload repetitive tasks like debouncing buttons, reducing the burden on your microcontroller. FPGAs are hot right now, but they're not a new technology - they've been used in industry for decades. However, pricey FPGA development boards, and the massive proprietary software suites needed to develop FPGA designs, means that there has historically been limited adoption in the maker community. When you write an Arduino program ou're using a language called Wiring, a ariation of C++. When you press compile. this high-level code is used to generate a binary file that the processor on the rduino board exe cutes to achieve the

HackSnace

purpose of your program. Similarly, w describe the circuits we want in an FPGA using a high-level, text-based format known as a hardware description language (HDL), such as Verilog. The HDL design is then transformed by a synthesis tool into the basic building blocks that exist in the FPGA. This process is normally done with proprietary software from the FPGA vendor but these tools can take ages to download and devour disk space. Tha is, until Project IceStorm, led by Clifford Wolf, enabled a complete open-source workflow for the Lattice iCE40 FPGA This opened the doo for low-cost. open hardware boards such as myStorm Blacklee, TinyFPGA iCEBreaker, and Fomu, which are great tools for teaching workshop and building

projects The Lattice ECP5 FPGA is capable o more advanced features than the iCE40 and it now has an open-source workflo too, thanks to Project Trellis led by David Shah. This enabled the ECP5-powered Supercon badge to have cool features like HDMI video, while still being open for anyone to hack on without requiring proprietary tools. FPGAs are a fascinating technology with lots of awesome applications. If you want to find out more, start off by reading Luke Valenty's The Hobbyis

Guide to FPGAs on Hackaday.io (hsmag.cc/G0AOwB) and watch Tin An sell's Supercon talk to learn about the exciting future of open-source FPGA tools (hsmag.cc/kyStPD)



- Keynote at Hackday Supercon 2019 by Dr. Megan Wachs of SiFive
- "RISC-V and FPGAs: Open Source Hardware Hacking"
 - https://www.youtube.com/watch?v=vCG5_nxm2G4

Where do FPGAs Come In?

- Field Programmable Gate Array
- Change a chip's HARDWARE in a few minutes
- Make it act like a new chip!





- Open Source toolchains for FPGAs!
 - Project IceStorm for Lattice iCE40
 - "A Free and Open Source Verilog-to-Bitstream Flow for iC E40 FPGAs" by Claire Wolf (oe1cxw) at 32c3

💬 media.ccc.de	Search	Q M i
browse > congress > 2015 > event		

A Free and Open Source Verilog-to-Bitstream Flow for iCE40 FPGAs



& Clifford

Some screenshots from IceStrom Docs:

Span-4	Vertical
1	0 1 2 1 4 5 6 7 8 9 10 11 12 11 14 15 16 17 18 19 20 12 22 14 25 26 77 28 29 30 11 12 11 14 15 16 77 18 29 40 14 40 44 40 44 40 44 40 49 50 52 53
BO	
81	
B3	
R4	
86	
87	
89	
810	
B11 B12	
813	

(2 17)	(317)	(4 17)	(5 17)	(6 17)
LOGIC Tile	RAMT Tile	LOGIC Tile	LOGIC Tile	LOGIC Tile
(2 16)	(3 16)	(4 16)	(5 16)	(6 16)
LOGIC Tile	RAMB Tile	LOGIC Tile	LOGIC Tile	LOGIC Tile
(2 15)	(3 15)	(4 15)	(S 15)	(6 15)
LOGIC Tile	RAMT Tile	LOGIC Tile	LOGIC Tile	LOGIC Tile
(2.14)	(3 14)	(4 14)	(5 14)	(6 14)

Configuration Bitmap

- Open Source toolchains for FPGAs!
 - Project Trellis for Lattice ECP5
 - "Project Trellis and nextpnr FOSS FPGA flow for the Lattice ECP5"
 - David Shah (@fpga_dave)
 - youtube.com/watch?v=0se7kNes3EU

Project Trellis and nextpnr FOSS FPGA flow for the Lattice ECP5

Project Trellis & nextpnr

FOSS Tools for ECP5 FPGAs

David Shah @fpga_dave Symbiotic EDA || Imperial College London



- Open Source toolchains for FPGAs!
 - Project X-Ray and SymbiFlow for Xilinix Series 7
 - Timothy 'mithro' Ansell: "Xilinx Series 7 FPGAs Now Have a Fully Open Source Toolchain!" (almost)
 - youtube.com/watch?v=EHePto95qoE



- Open Source Hardware boards with Lattice ECP5 FPGA with open RISC-V "soft" CPU:
 - Orange Crab by Greg Davill
 - https://github.com/gregdavill/OrangeCrab





Replying to @mithro @pdp7 and 2 others



File Edit View Terminal Tabs Help SRAM: 4KB L2: 8KB MAIN-RAM: 131072KB Initializing SDRAM... SDRAM now under software control Read leveling: m0, b0: |11100000| delays: 01+-01 best: m0, b0 delays: 01+-01 m1, b0: |11100000| delays: 01+-01 best: m1, b0 delays: 01+-01 SDRAM now under hardware control Memtest OK Booting from serial... Press Q or ESC to abort boot completely. sL5DdSMmkekro [LXTERM] Received firmware download request from the device. [LXTERM] Uploading buildroot/Image to 0xc0000000 (4545524 bytes)... [LXTERM] Upload complete (85.6KB/s). 0:43 1.2K views uildroot/rootfs.cpio to 0xc0800000 (8029184 bytes)...

4:55 PM · Dec 28, 2019 · Twitter Web App

- Radiona.org ULX3S
 - https://www.crowdsupply.com/radiona/ulx3s

ULX3S

A powerful, open hardware ECP5 FPGA dev board

This project is coming soon. Sign up to receive updates and be notified when this project launches.

me@example.com

Subscribe



- Open Source Hardware boards with Lattice ECP5 FPGA with open RISC-V "soft" CPU:
 - David Shah's Trellis board (Ultimate ECP5 Board)
 - https://github.com/daveshah1/TrellisBoard





This is how a Linux capable core looks like on an

 \sim

FPGA.#nextpnratwork



12.42 AM Dec 15 2010 Tuilter for Andreid

Slides: https://github.com/pdp7/talks/blob/master/fosdem20.pdf



Section: Linux on the Hackaday Badge

Hackaday 2019 Supercon badge

- RISC-V "soft" core on ECP5 FPGA
- Gigantic FPGA In A Game Boy Form Factor



"Team Linux on Badge"



"Team Linux on Badge"

- Blog post: Hackaday Supercon badge boots Linux using SDRAM cartridge
 - https://blog.oshpark.com/2019/12/20/boot-linux-on-thishackaday-supercon-badge-with-this-sdram-cartridge/
- Michael Welling (@QwertyEmedded), Tim Ansell (@mithro), Sean Cross (@xobs), Jacob Creedon (@jacobcreedon)
- First attempt: use the built-in 16MB SRAM... no luck :(
 - (though xobs now might have a way to do it)

"Team Linux on Badge"

- Second attempt:
 - Jacob Creedon designed an a cartridge board that adds 32MB of SDRAM to the Hackaday Supercon badge... before the event!







- LiteX used to build cores, create SoCs and full FPGA designs.
- LiteX is based on Migen
- Migen lets you do FPGA design in Python!
- https://github.com/enjoy-digital/litex

Typical LiteX design flow:



LiteX already supports various softcores CPUs: LM32, Mor1kx, PicoRV32, VexRiscv and is compatible with the LiteX's Cores Ecosystem:

Name	Build Status	Description
LiteDRAM	build passing	DRAM
LiteEth	build passing	Ethernet
LitePCIe	build passing	PCle
LiteSATA	build passing	SATA

Linux on LiteX-VexRiscv

- VexRiscv: 32-bit Linux Capable RISC-V CPU
- SoC built using VexRiscv core and LiteX moduels like LiteDRAM, LiteEth, LiteSDCard, ...
 - github.com/litex-hub/linux-on-litex-vexriscv

Welcome to Buildroot buildroot login: root 32-bit VexRiscv CPU with MMU integrated in a LiteX SoC login[55]: root login on 'console' **root@buildroot:** # ps



- upstream support for Hackaday Supercon badge:
 - https://github.com/litex-hub/litex-boards/pull/31

📮 litex-h	• Unwatch •	7 🛨 Unstar 17	% Fork24			
<> Code	e (! Issues 2 R Pull requests 1 Actions Projects 0 E Wiki C Security	Insights				
add ۴ Merge	the Hackaday Supercon ECP5 badge #31 ed enjoy-digital merged 1 commit into litex-hub:master from pdp7:master 21 days ago		Edit			
다. Con	versation 18 - Commits 1 R Checks 1 Files changed 2		+461 -0			
	pdp7 commented 22 days ago • edited ▼ Contributor + ⊕ ··· Add the Hackaday Supercon 2019 badge which has an ECP5 FPGA.	Reviewers No reviews	\$			
	These changes are from a fork by Michael Welling (@mwelling) During Supercon, we tried two approaches:	Assignees No one assigned				
	 use the built-in 16MB QSPI SRAM use add-on cartiridge with 32MB SDRAM by Jacob Creedon 	Labels None yet				
	We were not able to get the QSPI SRAM working so I've removed those changes, and I have just added the changes that are needed to boot Linux with the 32MB SDRAM.ProjectsIn addition to @mwelling, thank you to Jacob Creedon (@jcreedon), @gregdavill, Tim AnsellNone yet					
	(@mithro), and Sean Cross (@xobs) who all helped get Linux working on this badge.	Milestone				

• upstream support for Hackaday Supercon badge:

- https://github.com/litex-hub/litex-boards/pull/31

ी ∲∾ Merg	ed C	dd the Hackaday Supercon ECP5 badge #31 hanges from all commits ▼ File filter ▼ Jump to ▼ 🌣 ▼	Review changes 🔻
✓ 21	.5	litex_boards/partner/platforms/hadbadge.py	***
		@@ -0,0 +1,215 @@	
	1	+ from litex.build.generic_platform import *	
	2	+ from litex.build.lattice import LatticePlatform	
	3	+	
	4	+ # IOs	
	5	+	
	6	+ _io = [
	7	+ ("clk8", 0, Pins("U18"), IOStandard("LVCMOS33")),	
	8	+ ("programn", 0, Pins("R1"), IOStandard("LVCMOS33")),	
	9	+ ("serial", 0,	
	10	+ Subsignal("rx", Pins("U2"), IOStandard("LVCMOS33"), Misc("PULLMODE=UP")),	
	11	+ Subsignal("tx", Pins("U1"), IOStandard("LVCMOS33")),	
	12	+),	
	13	+ ("led", 0, Pins("E3 D3 C3 C4 C2 B1 B20 B19 A18 K20 K19"), IOStandard("LVCMOS33")), # Anodes	
	14	<pre>+ ("led", 1, Pins("P19 L18 K18"), IOStandard("LVCMOS33")), # Cathodes via FET</pre>	
	15	+ ("usb", 0,	
	16	+ Subsignal("d_p", Pins("F3")),	
	17	+ Subsignal("d_n", Pins("G3")),	
	18	+ Subsignal("pullup", Pins("E4")),	
	19	+ Subsignal("vbusdet", Pins("F4")),	
	20	+ IOStandard("LVCMOS33")	
	21	+),	
	22	+ ("keypad", 0,	
	23	+ Subsignal("loft" Dins("C2") Miss("DULLMODE-UD"))	

• upstream support for Hackaday Supercon badge:

- https://github.com/litex-hub/litex-boards/pull/31

% Merged C	Id the Hackaday Supercon ECP5 badge #31 nanges from all commits - File filter Jump to 🌣 -	Review changes -
▶ 246	<pre>litex_boards/partner/targets/hadbadge.py</pre>	Viewed ····
	QQ -0,0 +1,246 QQ	
1	+ #!/usr/bin/env python3	
2	+	
3	+ # This file is Copyright (c) 2018-2019 Florent Kermarrec <florent@enjoy-digital.fr></florent@enjoy-digital.fr>	
4	+ # This file is Copyright (c) 2018 David Shah <dave@ds0.me></dave@ds0.me>	
5	+ # License: BSD	
6	+	
7	+ import argparse	
8	+ import sys	
9	+	
10	+ from migen import *	
11	+ from migen.genlib.resetsync import AsyncResetSynchronizer	
12	+	
13	+ from litex_boards.platforms import hadbadge	
14	+	
15	+ from litex.soc.cores.clock import *	
16	+ from litex.soc.integration.soc_sdram import *	
17	+ #from litex.soc.integration.soc_core import *	
18	+ from litex.soc.integration.builder import *	
19	+	
20	+ #from .spi_ram_dual import SpiRamDualQuad	
21	+	
22	+ from litedram import modules as litedram_modules	
23	+ from litedram.phy import GENSDRPHY	


add the Hackaday Supercon ECP5 badge #68

Changes from all commits - File filter... - Jump to... - Changes from all commits - File filter... - Jump to... -

~	13		make.py
	ъţз		@@ -160,6 +160,16 @@ definit(self):
160	0 1	160	<pre>def load(self):</pre>
16:	1 :	161	os.system("ujprog build/ulx3s/gateware/top.svf")
162	2 1	162	
	-	163 🕂	+ # HADBadge support
	-	164	+
	-	165	+ class HADBadge(Board):
	-	166	+ definit(self):
	-	167	+ from litex_boards.targets import hadbadge
	-	168	<pre>+ Boardinit(self, hadbadge.BaseSoC, {"serial"})</pre>
	-	169	+
	-	170	+ def load(self):
	-	171	<pre>+ os.system("dfu-utilalt 2download build/hadbadge/gateware/top.bitreset")</pre>
	-	172	+
163	3 1	173	# OrangeCrab support
164	4 1	174	
16	5 1	175	class OrangeCrab(Board):
	ध्रुः ध्रीः		@@ -209,6 +219,7 @@ def load(self):
209	9 2	219	# Lattice



Add 32MB SDRAM for hadbadge #97 Changes from all commits - File filter Jump to Changes from all commits - File filter Jump to							
	∨ 9		litedram/modules.py				
	ъţз		@@ -190,6 +190,15 @@ class AS4C32M16(SDRAMModule):				
	190 191 192	190 191 192	technology_timings = _TechnologyTimings(tREFI=64e6/8192, tWTR=(2, None), tCCD=(1, speedgrade_timings = {"default": _SpeedgradeTimings(tRP=18, tRCD=18, tWR=12, tRFC=				
		193 194 195 196 197 198 199 200 201	<pre>+ class AS4C32M8(SDRAMModule): + memtype = "SDR" + # geometry + nbanks = 4 + nrows = 8192 + ncols = 1024 + # timings + technology_timings = _TechnologyTimings(tREFI=64e6/8192, tWTR=(2, None), tCCD=(1, + speedgrade timings = {"default": SpeedgradeTimings(tREFI=20, tRCD=20, tWR=15, tREC= + speedgrade timings = {"default": SpeedgradeTimings(tRE=20, tRCD=20, tWR=15, tRCD=20, tWR=15, tREC= + speedgrade timings = {"default": speedgradeTimings(tRE=20, tRCD=20, tWR=15, tWR=15, tRCD=20, tWR=15, tWR=15</pre>				
	193 194 195	202 203 204	# DDR				
	ΣĮΞ						

- Opened GitHub issue:
 - optimize performance on Hackaday Badge #35
 - https://github.com/litex-hub/litex-boards/issues/35
- Now 10x faster!
 - https://asciinema.org/a/Pcm3vd1BEdEKY9srYX6Ms NfCE
 - Thanks to enjoy-digital





Linux boots on Hackaday Supercon FPGA badge [10x faster!]





optimize performance on Hackaday Badge #35

pdp7 opened this issue 17 days ago \cdot 7 comments



pdp7 commented 15 days ago • edited -

Co

Contributor Author +

...

@enjoy-digital WOW! much faster! It gets to login in 28 seconds (previous version was 258 seconds).

Recording: https://asciinema.org/a/Pcm3vd1BEdEKY9srYX6MsNfCE

Text:

Showing **1 changed file** with **5 additions** and **3 deletions**.

♥ 8		litex/soc/integration/soc_sdram.py 🛱
۶I	З	@@ -26,12 +26,13 @@ class SoCSDRAM(SoCCore):
26	26	}
27	27	csr_map.update(SoCCore.csr_map)
28	28	
29		<pre>- definit(self, platform, clk_freq, l2_size=8192, **kwargs):</pre>
	29	<pre>+ definit(self, platform, clk_freq, l2_size=8192, l2_data_width=128, **kwargs):</pre>
30	30	<pre>SoCCoreinit(self, platform, clk_freq, **kwargs)</pre>
31	31	<pre>if not self.integrated_main_ram_size:</pre>
32	32	<pre>if self.cpu_type is not None and self.csr_data_width > 32:</pre>
33	33	raise NotImplementedError("BIOS supports SDRAM initialization only for c
34		- self.l2_size = l2_size
	34	+ self.l2_size = l2_size
	35	<pre>+ self.l2_data_width = l2_data_width</pre>
35	36	
36	37	<pre>selfsdram_phy = []</pre>
37	38	<pre>selfwb_sdram_ifs = []</pre>

Slides:

github.com/pdp7/talks/blob/master/fosdem20.pdf

Drew Fustini drew@oshpark.com @pdp7



This work is licensed under a Creative Commons Attribution-ShareAlike 4.0 International License.