

Striving for SDR Performance Portability in the Era of Heterogeneous SoCs

Jeffrey S. Vetter
Seyong Lee
Mehmet Belviranli
Jungwon Kim
Richard Glassbrook
Abdel-Kareem Moadi
Seth Hitefield

FOSDEM
Brussels
2 Feb 2020



ORNL is managed by UT-Battelle, LLC for the US Department of Energy



<http://ft.ornl.gov>

vetter@computer.org




U.S. DEPARTMENT OF
ENERGY

Highlights

- Architectural specialization
- Performance portability of applications and software
- DSSoC ORNL project investigating on performance portability of SDR
 - Understand applications and target architectures
 - Use open programming models (e.g., OpenMP, OpenACC, OpenCL)
 - Develop intelligent runtime systems
- Goal: scale applications from Qualcomm Snapdragon to DoE Summit Supercomputer with minimal programmer effort

Sixth Wave of Computing



<http://www.kurzweilai.net/exponential-growth-of-computing>

Predictions for Transition Period

Optimize Software and Expose New Hierarchical Parallelism

- Redesign software to boost performance on upcoming architectures
- Exploit new levels of parallelism and efficient data movement



Architectural Specialization and Integration

- Use CMOS more effectively for specific workloads
- Integrate components to boost performance and eliminate inefficiencies
- Workload specific memory+storage system design

Emerging Technologies

- Investigate new computational paradigms
 - Quantum
 - Neuromorphic
 - Advanced Digital
 - Emerging Memory Devices

Complex architectures yield...



Complex Programming Models

During this Sixth Wave transition, **Complexity** is our major challenge!

Design: How do we design future systems so that they are better than current systems on mission applications?

- Entirely possible that the new system will be slower than the old system!
- Expect 'disaster' procurements

Programmability: How do we design applications with some level of performance portability?

- Software lasts much longer than transient hardware platforms
- Adapt or die



DARPA Domain-Specific System on a Chip (DSSoC) Program

Getting the best out of specialization when we need programmability

DARPA ERI DSSoC Program: Dr. Tom Rondeau


Three Optimization Areas

1. Design time
2. Run time
3. Compile time

Addressed via five program areas


1. Intelligent scheduling
2. Domain representations
3. Software
4. Medium access control (MAC)
5. Hardware integration

DSSoC's Full-Stack Integration




Looking at how Hardware/Software co-design is an enabler for efficient use of processing power


DSSoC ORNL Project Overview



Development Lifecycle





Architectures



Summit Node Overview

Application Performance	200 PF
Number of Nodes	4,608
Node performance	42 TF
Memory per Node	512 GB DDR4 + 96 GB HBM2
NV memory per Node	1600 GB
Total System Memory	>10 PB DDR4 + HBM2 + Non-volatile
Processors	2 IBM POWER9™ 9,216 CPUs 6 NVIDIA Volta™ 27,648 GPUs
File System	250 PB, 2.5 TB/s, GPFS™
Power Consumption	13 MW
Interconnect	Mellanox EDR 100G InfiniBand
Operating System	Red Hat Enterprise Linux (RHEL) version 7.4



TF	42 TF (6x7 TF)	↔ HBM/DRAM Bus (aggregate B/W)
HBM	96 GB (6x16 GB)	↔ NVLINK
DRAM	512 GB (2x16x16 GB)	↔ X-Bus (SMP)
NET	25 GB/s (2x12.5 GB/s)	
MMsg/s	83	


OAK RIDGE 75 YEARS
National Laboratory

HBM & DRAM speeds are aggregate (Read+Write).
All other speeds (X-Bus, NVLink, PCIe, IB) are bi-directional.

Intel Stratix 10 FPGA

Experimental Computing Lab (ExCL) managed by the ORNL Future Technologies Group



- Intel Stratix 10 FPGA and four banks of DDR4 external memory
 - Board configuration: Nallatech 520 Network Acceleration Card
- Up to 10 TFLOPS of peak single precision performance
- 25MBytes of L1 cache @ up to 94 TBytes/s peak bandwidth
- 2X Core performance gains over Arria® 10
- Quartus and OpenCL software (Intel SDK v18.1) for using FPGA
- Provide researcher access to advanced FPGA/SOC environment



NVIDIA Jetson AGX Xavier SoC


Experimental Computing Lab (ExCL) managed by the ORNL Future Technologies Group

- NVIDIA Jetson AGX Xavier:
- High-performance system on a chip for autonomous machines
- Heterogeneous SoC contains:
 - Eight-core 64-bit ARMv8.2 CPU cluster (Carmel)
 - 1.4 CUDA TFLOPS (FP32) GPU with additional inference optimizations (Volta)
 - 11.4 DL TOPS (INT8) Deep learning accelerator (NVDLA)
 - 1.7 CV TOPS (INT8) 7-slot VLIW dual-processor Vision accelerator (PVA)
 - A set of multimedia accelerators (stereo, LDC, optical flow)
- Provides researchers access to advanced high-performance SOC environment



Qualcomm 855 SoC (SM8510P) Snapdragon™


Experimental Computing Lab (ExCL) managed by the ORNL Future Technologies Group



Qualcomm Development Board connected to (mcmurdo) HPZ820



Kyro 485 (8-ARM Prime+BigLittle Cores)



Hexagon 690 (DSP + AI)

- Quad threaded Scalar Core
- DSP + 4 Hexagon Vector Xccelerators
- New Tensor Xccelerator for AI
- Apps: AI, Voice Assistance, AV codecs

Adreno 640

- Vulkan, OpenCL, OpenGL ES 3.1
- Apps: HDR10+, HEVC, Dolby, etc
- Enables 8k-360° VR video playback
- 20% faster compared to Adreno 630


Connectivity (5G)

- Snapdragon X24 LTE (855 built-in) modem LTE Category 20
- Snapdragon X50 5G (external) modem (for 5G devices)
- Qualcomm Wi-Fi 6-ready mobile platform: (802.11ax-ready, 802.11ac Wave 2, 802.11ay, 802.11ad)
- Qualcomm 60 GHz Wi-Fi mobile platform: (802.11ay, 802.11ad)
- Bluetooth Version: 5.0
- Bluetooth Speed: 2 Mbps
- High accuracy location with dual-frequency GNSS.


Spectra 360 ISP

- New dedicated Image Signal Processor (ISP)
- Dual 14-bit CV-ISPs; 48MP @ 30fps single camera
- Hardware CV for object detection, tracking, stereo depth process
- 6DoF XR Body tracking, H265, 4K60 HDR video capture, etc.


- Connected Qualcomm board to HPZ820 through USB
- Development Environment: Android SDK/NDK
- Login to mcmurdo machine
 - \$ ssh -Y mcmurdo
- Setup Android platform tools and development environment
 - \$ source /home/nqx/setup_android.source
- Run Hello-world on ARM cores
 - \$ git clone <https://code.ornl.gov/nqx/helloworld-android>
 - \$ make compile push run
- Run OpenCL example on GPU
 - \$ git clone <https://code.ornl.gov/nqx/opencl-img-processing>
 - Run Sobel edge detection
 - \$ make compile push run fetch
- Login to Qualcomm development board shell
 - \$ adb shell
 - \$ cd /data/local/tmp



Xavier SoC #1



Xavier SoC #2



- Signal processing: An open-source implementation of IEEE-802.11 WIFI a/b/g with GR OOT modules.
- Input / Output file support via Socket PDU (UDP server) blocks
- Image/Video transcoding with OpenCL/OpenCV



- GR-Tools

- First tools are released

- Block-level Ontologies [ontologyAnalysis]

- Following properties are extracted from a batch of block definition files: Descriptions and IDs, source and sink ports (whether input/output is scalar, vector or multi-port), allowed data types, and additional algorithm-specific parameters

- Flowgraph Characterization [workflowAnalysis]



- Characterization of GR workloads at the flowgraph level.
 - Scripts automatically run for for 30 seconds and reports a breakdown of high-level library module calls

- Design-space Exploration [designSpaceCL]

- Script to run 13 blocks included in gr-clenabled
 - Both on a GPU and on a single CPU core
 - By using input sizes varying between 24 and 227 elements.

- Two prototype tools have been added recently

- cgran-scraper
 - GRC-analyzer




• Preliminary SDR Application Profiling:

- Created fully automated GRC profiling toolkit
- Ran each of the 89 flowgraph for 30 seconds
- Profiled with performance counters
- Major overheads:
 - Python glue code (libpython), O/S threading & profiling (kernel.kallsyms, libpthread), libc, ld, Qt
- Runtime overhead:
 - Will require significant consideration when run on SoC
 - Cannot be executed in parallel
 - Hardware assisted scheduling is essential

Library	Percentage
[kernel.kallsyms]	27.8547
libpython	18.6281
libgnuradio	11.7548
libc	7.7503
ld	3.8839
libvolk	3.7963
libperl	3.7837
[unknown]	3.6465
libQt5	2.9866
libpthread	2.1449

libgnuradio CPU-time Breakdown





Block proximity analysis



- Creates a graph:
 - Nodes: Unique block types
 - Edges: Blocks used in the same GRC file.
 - Every co-occurrence increases edge weight by 1.
- This example was run
 - With `--mode proximityGraph`
 - On randomly selected sub-set of GRC files

```

borip-USRP-UHD.grc      live_signal_detection.grc
cdma_tx_hier1.grc      psk_burst_ldpc_tx.grc
cdma_tx_hier.grc       psk_burst_tx.grc
dsat.grc               rfnoc_digital_gain_network_host.grc
dsss_sim_perfekt_sync_fg_without_fec.grc  rtty_decode.grc
dvbt_tx_demo_8k_QPSK_rate78.grc          run_RootMUSIC_lin_array_simulation.grc
fbmc_frame_generator_perf_test.grc       sat_1kuns_pf.grc
flarm_2chan.grc          sat_3cat_2.grc
frontend_lilacsat1_rx_fcdpp.grc         snapshot-approach.grc
fsk_tx.grc                symbol_differential_filter_phases.grc
ieee802_15_4_OQPSK_PHY.grc              symbol_sampling.grc
jy1sat.grc                tx_usrp.grc
kr01.grc                  usrp-input.grc
    
```










New OpenACC GR Block Mapping Strategy for Heterogeneous Architectures





OpenACC GR Block Code Structure

```
//Constructor
accLog_impl::accLog_impl(...
    int contextType, int deviceId, int copy_in, int copy_out)
    : gr::sync_block("accLog", ...), ... GRACCCBase(contextType, deviceId) {
    accLog_init(deviceType, deviceId, threadID);
    ...
}

//Reference CPU implementation
int accLog_impl::testCPU(...) {
    ...
    for (int i=0;i<noi;i++) {
        out[i] = n_val * log10(inl[i]) + k_val;
    }
    ...
}

//OpenACC implementation
int accLog_impl::testOpenACC(...) {
    ...
    if( acc_init_done == 0 ) {
        gracc_pcopyin(...); //Create and copy input data to device memory.
        gracc_pcreate(...); //Create device buffer for output data.
        acc_init_done = 1;
    } else if( gracc_copy_in == 1 ) {
        gracc_update_device(...); //Copy input data to device memory.
    }
    accLog_kernel(...); //Execute an OpenACC kernel.
    if( gracc_copy_out == 1 ) {
        gracc_update_self(...); //Copy output data to host memory.
    }
    ...
}

int accLog_impl::work(...) {
    ...
    if( contextType == ACCTYPE_CPU ) {
        retVal = testCPU(...); //Execute reference CPU version.
    } else {
        retVal = testOpenACC(...); //Execute OpenACC version.
    }
    ...
}
```

Constructor

- OpenACC GR block class inherits GRACCCBase class as a base class.
- GRACCCBase constructor assigns a unique thread ID per OpenACC GR block instantiation, which is internally used for thread safety.
- OpenACC backend runtime is also initialized.

Reference CPU Implementation

- Contains the same code as that in the original GR block, which may have already been vectorized using Volk library.

OpenACC Implementation

- Contains the OpenACC version of the reference CPU implementation.
- Performs the following tasks:
 - Copy input data to device memory.
 - Execute the OpenACC kernel.
 - Copy output data back to host memory.
- OpenACC will translate the OpenACC kernel to multiple different output programming models (e.g., CUDA, OpenCL, OpenMP, HIP, etc.)

Main Entry Function

- Main entry function executed whenever GR scheduler invokes the OpenACC GR block.
- The GR block argument, contextType decides which to execute between the reference CPU version and OpenACC version.
 - OpenACC backend runtime may choose CPU as an offloading target (e.g., offloading OpenMP3 kernel to CPU).


```

void accLog_init(acc_device_t deviceType, ...) {
    ...
    acc_init(deviceType);
}

void accLog_kernel(...) {
#pragma acc kernels loop gang worker present(in, out)
for( int i=0; i<noutput_items; i++ ) {
    out[i] = n_val * log10(in[i]) + k_val;
}
}
    
```

Input OpenACC code

```


1
2 void accLog_init(acc_device_t deviceType, int devId, int threadID)
3 {
4
5 ///////////////////////////////////////////////////////////////////
6 // CUDA Device Initialization //
7 ///////////////////////////////////////////////////////////////////
8
9 fprintf(stderr, "Thread %d initializes the accLog block!\n", threadID);
10 std::string kernel_str[1];
11 kernel_str[0]="accLog_kernel_kernel0";
12 acc_init(deviceType, 1, kernel_str, "kernel", threadID);
13 return ;
14 }
15
16 void accLog_kernel(int noutput_items, float n_val, float k_val, const float
17 * in, float * out, int threadID)
18 {
19 float * gpu_in;
20 float * gpu_out;
21 HI_set_context(threadID);
22 if (HI_get_device_address(in, ((void *) (& gpu_in)), DEFAULT_QUEUE, thre
23 adID)!=HI_success)
24 {
25 printf("[ERROR] GPU memory for the host variable, in, does not exist. \n");
26 }
27 if (HI_get_device_address(out, ((void *) (& gpu_out)), DEFAULT_QUEUE, th
28 readID)!=HI_success)
29 {
30 printf("[ERROR] GPU memory for the host variable, out, does not exist. \n");
31 }
32 printf("Enclosing annotation: \n#pragma acc kernels loop gang(((int)ceil(
33 ((float)noutput_items)/64.0F))) worker(64) copyin(k_val, n_val, noutput_it
34 ems) present(in[0:noutput_items], out[0:noutput_items]) private(i) \n");
35 exit(1);
36 }
37
38 if (HI_get_device_address(out, ((void *) (& gpu_out)), DEFAULT_QUEUE, th
39 readID)!=HI_success)
40 {
41 printf("[ERROR] GPU memory for the host variable, out, does not exist. \n");
42 }
43 printf("Enclosing annotation: \n#pragma acc kernels loop gang(((int)ceil(
44 ((float)noutput_items)/64.0F))) worker(64) copyin(k_val, n_val, noutput_it
45 ems) present(in[0:noutput_items], out[0:noutput_items]) private(i) \n");
46 exit(1);
47 }
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
    
```


Output host code

```


1 ...
2 extern "C" __global__ void accLog_kernel_kernel0(float * in,
3 float * out, float k_val, float n_val, int noutput_items)
4 {
5     int lwpriv_i;
6     lwpriv_i=(threadIdx.x+(blockIdx.x*64));
7     if (lwpriv_i<noutput_items)
8     {
9         out[lwpriv_i]=((n_val*log10(in[lwpriv_i]))+k_val);
10    }
11 }
12
    
```

Output CUDA kernel code







- In the basic memory management scheme, each invocation of an OpenACC GR block performs the following three tasks:
 - 1) Copy input data to device memory.
 - 2) Run a kernel on device.
 - 3) Copy output data back to host memory.




- In the optimized memory management scheme, some blocks can bypass unnecessary memory transfers between host and device and directly communicate each other using device memory if both producer and consumer blocks are running on the same device.
- Notice that device buffer needs extra padding to handle the overwriting feature in the host circular buffer.



- CPU versions of OpenACC blocks are algorithmically equivalent to those in the original GR blocks.




- OpenACC blocks are automatically translated to OpenMP3 versions and run on Xavier CPU.




- OpenACC blocks are automatically translated to CUDA versions and run on Xavier GPU.
- Each invocation of an OpenACC block executes three tasks: 1) copy input data to device memory, 2) run a kernel on device, and 3) copy output data back to host memory

 OpenACC Blocks on Xavier GPU
 Original GR Blocks on Xavier CPU



← Due to extra memory transfer overheads, most OpenACC blocks perform worse than original GR blocks, except for the OpenACC block **D1** and **D2**.



- OpenACC blocks are automatically translated to CUDA versions and run on Xavier GPU.
- Optimized OpenACC blocks bypass memory transfers between host and device and directly communicate each other using device memory if both producer and consumer blocks are running on the same device.



More Complex SDR Workflow Example


This example offloads more OpenACC blocks to Xavier GPU than the previous example.

Options ID: top_block Generate Options: QT GUI	Variable ID: samp_rate Value: 32k	CtrlPort Performance Monitor Enabled: True
-------------------------------------------------------------	------------------------------------------------	------------------------------------------------------



- OpenACC blocks are automatically translated to CUDA versions and run on Xavier GPU.
- Optimized OpenACC blocks bypass memory transfers between host and device and directly communicate each other using device memory if both producer and consumer blocks are running on the same device.

 Opt. OpenACC Blocks on Xavier GPU
 Original GR Blocks on Xavier CPU




← This example shows similar performance behaviors as the previous example.




Programming Systems Update Summary and Next Steps

- Updated the programming system to use our new heterogeneous runtime system, called IRIS, as the common backend runtime.
 - IRIS allows intermixing of multiple different output programming models (e.g., OpenMP3, OpenMP4, OpenACC, CUDA, HIP, etc.) and runs them on heterogeneous devices concurrently.
- Developed a host-device memory transfer optimization scheme, which allows OpenACC GR blocks to bypass memory transfers between host and device and directly communicate each other if both producer and consumer blocks are running on the same device.
- Performed preliminary evaluation of the new programming system by creating synthetic SDR workflow using the OpenACC GR blocks.
- Next Steps
 - Port more complex GR blocks to OpenACC and evaluate more complex SDR workflow.
 - Continue to improve and fix bugs in the programming system.




IRIS: An Intelligent Runtime System for Extremely Heterogeneous Architectures

- Provide programmers a unified programming environment to write portable code across heterogeneous architectures (and preferred programming systems)
- Orchestrate diverse programming systems (OpenCL, CUDA, HIP, OpenMP for CPU) in a single application
 - OpenCL
 - NVIDIA GPU, AMD GPU, ARM GPU, Qualcomm GPU, Intel CPU, Intel Xeon Phi, Intel FPGA, Xilinx FPGA
 - CUDA
 - NVIDIA GPU
 - HIP
 - AMD GPU
 - OpenMP for CPU
 - Intel CPU, AMD CPU, PowerPC CPU, ARM CPU, Qualcomm CPU



The IRIS Architecture

- Platform Model
 - A single-node system equipped with host CPUs and multiple compute devices (GPUs, FPGAs, Xeon Phis, and multicore CPUs)
- Memory Model
 - Host memory + shared device memory
 - All compute devices share the device memory
- Execution Model
 - DAG-style task parallel execution across all available compute devices
- Programming Model
 - High-level OpenACC, OpenMP4, SYCL* (* planned)
 - Low-level C/Fortran/Python IRIS host-side runtime API + OpenCL/CUDA/HIP/OpenMP kernels (w/o compiler support)



Supported Architectures and Programming Systems by IRIS

ExCL* Systems	Oswald	Summit-node	Radeon	Xavier	Snapdragon
CPU	Intel Xeon	IBM Power9	Intel Xeon	ARMv8	Qualcomm Kryo
Programming Systems	<ul style="list-style-type: none"> Intel OpenMP Intel OpenCL 	<ul style="list-style-type: none"> IBM XL OpenMP 	<ul style="list-style-type: none"> Intel OpenMP Intel OpenCL 	<ul style="list-style-type: none"> GNU GOMP 	<ul style="list-style-type: none"> Android NDK OpenMP
GPU	NVIDIA P100	NVIDIA V100	AMD Radeon VII	NVIDIA Volta	Qualcomm Adreno 640
Programming Systems	<ul style="list-style-type: none"> NVIDIA CUDA NVIDIA OpenCL 	<ul style="list-style-type: none"> NVIDIA CUDA 	<ul style="list-style-type: none"> AMD HIP AMD OpenCL 	<ul style="list-style-type: none"> NVIDIA CUDA 	<ul style="list-style-type: none"> Qualcomm OpenCL
FPGA	Intel/Altera Stratix 10				
* ORNL Experimental Computing Laboratory (ExCL) https://excl.ornl.gov/	Intel OpenCL				


IRIS Booting on Various Platforms

```
ec2@xavier:~/work/brisbane-rts/apps/saxpy-py$ ./saxpy.py
BRISBANE
[[I] xavier [Platform.cpp:180:Init] brisbane architectures[openmp:cuda:hip:opencl]
[[T] xavier [Platform.cpp:238:InitOpenMP] OpenMP platform[0] ndevs[1]
[[I] xavier [DeviceOpenMP.cpp:27:DeviceOpenMP] device[0] platform[0] device[ARMv8 Processor rev 0 (v8l)] type[64]
[[T] xavier [Platform.cpp:180:InitCUDA] CUDA platform[1] ndevs[1]
[[I] xavier [DeviceCUDA.cpp:44:DeviceCUDA] device[1] platform[1] vendor[NVIDIA Corporation] device[Xavier] type[128] vendor[10000] max_compute_units[8] max_work_group_size[1024] max_work_item_sizes[2199023254528,67107840,4194240] max_block_size[128,2048,64]
[[T] xavier [Loader.cpp:19:Load] libhip_hcc.so: cannot open shared object file: No such file or directory
[[T] xavier [Platform.cpp:203:InitHIP] skipping HIP architecture
[[T] xavier [Platform.cpp:261:InitOpenCL] OpenCL nplatforms[0]
[[T] xavier [Loader.cpp:19:Load] brisbane.poly.so: cannot open shared object file: No such file or directory
[[I] xavier [Platform.cpp:133:Init] nplatforms[2] ndevs[2] hub[0] polyhedral[0] profile[0]
[[T] xavier [DeviceCUDA.cpp:64:Init] dev[1][Xavier] kernels[kernel.ptx]
X [ 0. 1. 2. 3. 4. 5. 6. 7.]
Y [ 0. 1. 2. 3. 4. 5. 6. 7.]
S = 10.0 * X + Y [ 0. 11. 22. 33. 44. 55. 66. 77.]
[[I] xavier [Platform.cpp:595:ShowKernelHistory] kernel[saxpy1] k[0.000997][1] h2d[0.000018][2] d2h[0.000001][1]
[[I] xavier [Platform.cpp:595:ShowKernelHistory] kernel[saxpy0] k[0.000189][1] h2d[0.000688][1] d2h[0.000000][0]
[[I] xavier [Platform.cpp:595:ShowKernelHistory] kernel[brisbane_null] k[0.000000][0] h2d[0.000000][0] d2h[0.000155][1]
[[I] xavier [Platform.cpp:600:ShowKernelHistory] total kernel[0.001186] h2d[0.000706] d2h[0.000156]
[[I] xavier [Platform.cpp:624:Finalize] total execution time:[0.106565] sec. initialize:[0.098530] sec. t-i:[0.008035] sec
ec2@xavier:~/work/brisbane-rts/apps/saxpy-py$
```

```
ssh %1 ssh %2 ssh %3 ssh %4
ec2@xavier:~/work/brisbane-rts/apps/saxpy-py$ ./saxpy.py
BRISBANE
[[I] xavier [Platform.cpp:98:Init] Brisbane architectures[openmp:cuda:hip:opencl]
[[T] xavier [Platform.cpp:238:InitOpenMP] OpenMP platform[0] ndevs[1]
[[I] xavier [DeviceOpenMP.cpp:27:DeviceOpenMP] device[0] platform[0] device[ARMv8 Processor rev 0 (v8l)] type[64]
[[T] xavier [Platform.cpp:180:InitCUDA] CUDA platform[1] ndevs[1]
[[I] xavier [DeviceCUDA.cpp:44:DeviceCUDA] device[1] platform[1] vendor[NVIDIA Corporation] device[Xavier] type[128] vendor[10000] max_compute_units[8] max_work_group_size[1024] max_work_item_sizes[2199023254528,67107840,4194240] max_block_size[128,2048,64]
[[T] xavier [Loader.cpp:19:Load] libhip_hcc.so: cannot open shared object file: No such file or directory
[[T] xavier [Platform.cpp:203:InitHIP] skipping HIP architecture
[[T] xavier [Platform.cpp:261:InitOpenCL] OpenCL nplatforms[0]
[[T] xavier [Loader.cpp:19:Load] brisbane.poly.so: cannot open shared object file: No such file or directory
[[I] xavier [Platform.cpp:133:Init] nplatforms[2] ndevs[2] hub[0] polyhedral[0] profile[0]
[[T] xavier [DeviceCUDA.cpp:64:Init] dev[1][Xavier] kernels[kernel.ptx]
X [ 0. 1. 2. 3. 4. 5. 6. 7.]
Y [ 0. 1. 2. 3. 4. 5. 6. 7.]
S = 10.0 * X + Y [ 0. 11. 22. 33. 44. 55. 66. 77.]
[[I] xavier [Platform.cpp:595:ShowKernelHistory] kernel[saxpy1] k[0.000997][1] h2d[0.000018][2] d2h[0.000001][1]
[[I] xavier [Platform.cpp:595:ShowKernelHistory] kernel[saxpy0] k[0.000189][1] h2d[0.000688][1] d2h[0.000000][0]
[[I] xavier [Platform.cpp:595:ShowKernelHistory] kernel[brisbane_null] k[0.000000][0] h2d[0.000000][0] d2h[0.000155][1]
[[I] xavier [Platform.cpp:600:ShowKernelHistory] total kernel[0.001186] h2d[0.000706] d2h[0.000156]
[[I] xavier [Platform.cpp:624:Finalize] total execution time:[0.106565] sec. initialize:[0.098530] sec. t-i:[0.008035] sec
ec2@xavier:~/work/brisbane-rts/apps/saxpy-py$
```



Task Scheduling in IRIS

- A task
 - A scheduling unit
 - Contains multiple in-order commands
 - Kernel launch command
 - Memory copy command (device-to-host, host-to-device)
 - May have DAG-style dependencies with other tasks
 - Enqueued to the application task queue with a device selection policy
 - Available device selection policies
 - Specific Device (compute device #)
 - Device Type (CPU, GPU, FPGA, XeonPhi)
 - Profile-based
 - Locality-aware
 - Ontology-base
 - Performance models (Aspen)
 - Any, All, Random, 3rd-party users' custom policies
- The task scheduler dispatches the tasks in the application task queue to available compute devices
 - Select the optimal target compute device according to task's device selection policy



SAXPY Example on Xavier

- Computation
 - $S[] = A * X[] + Y[]$
- Two tasks
 - $S[] = A * X[]$ on NVIDIA GPU (CUDA)
 - $S[] += Y[]$ on ARM CPU (OpenMP)
 - $S[]$ is shared between two tasks
 - Read-after-write (RAW), true dependency
- Low-level Python IRIS host code + CUDA/OpenMP kernels
 - saxpy.py
 - kernel.cu
 - kernel.openmp.h



SAXPY: Python host code & CUDA kernel code

saxpy.py (1/2)

```
#!/usr/bin/env python

import iris
import numpy as np
import sys

iris.init()

SIZE = 1024
A = 10.0

x = np.arange(SIZE,
              dtype=np.float32)
y = np.arange(SIZE,
              dtype=np.float32)
s = np.arange(SIZE,
              dtype=np.float32)

print 'X', x
print 'Y', y

mem_x = iris.mem(x.nbytes)
mem_y = iris.mem(y.nbytes)
mem_s = iris.mem(s.nbytes)
```

saxpy.py (2/2)

```
kernel0 = iris.kernel("saxpy0")
kernel0.setmem(0, mem_s, iris.iris_w)
kernel0.setint(1, A)
kernel0.setmem(2, mem_x, iris.iris_r)

off = [ 0 ]
nldr = [ SIZE ]

task0 = iris.task()
task0.h2d_full(mem_x, x)
task0.kernel(kernel0, 1, off, nldr)
task0.submit(iris.iris_gpu)

kernel1 = iris.kernel("saxpy1")
kernel1.setmem(0, mem_s, iris.iris_rw)
kernel1.setmem(1, mem_y, iris.iris_r)

task1 = iris.task()
task1.h2d_full(mem_y, y)
task1.kernel(kernel1, 1, off, nldr)
task1.d2h_full(mem_s, s)
task1.submit(iris.iris_cpu)

print 'S =', A, '* X + Y', s

iris.finalize()
```

kernel.cu (CUDA)

```
extern "C" __global__ void saxpy0(float*
S, float A, float* X) {
    int id = blockIdx.x * blockDim.x +
threadIdx.x;
    S[id] = A * X[id];
}

extern "C" __global__ void saxpy1(float*
S, float* Y) {
    int id = blockIdx.x * blockDim.x +
threadIdx.x;
    S[id] += Y[id];
}
```


SAXPY: Python host code & OpenMP kernel code

saxpy.py (1/2)

```
#!/usr/bin/env python

import iris
import numpy as np
import sys

iris.init()

SIZE = 1024
A = 10.0

x = np.arange(SIZE,
dtype=np.float32)
y = np.arange(SIZE,
dtype=np.float32)
s = np.arange(SIZE,
dtype=np.float32)

print 'X', x
print 'Y', y

mem_x = iris.mem(x.nbytes)
mem_y = iris.mem(y.nbytes)
mem_s = iris.mem(s.nbytes)
```

saxpy.py (2/2)

```
kernel0 = iris.kernel("saxpy0")
kernel0.setmem(0, mem_s, iris.iris_w)
kernel0.setint(1, A)
kernel0.setmem(2, mem_x, iris.iris_r)

off = [ 0 ]
ndr = [ SIZE ]

task0 = iris.task()
task0.h2d_full(mem_x, x)
task0.kernel(kernel0, 1, off, ndr)
task0.submit(iris.iris_gpu)

kernel1 = iris.kernel("saxpy1")
kernel1.setmem(0, mem_s, iris.iris_rw)
kernel1.setmem(1, mem_y, iris.iris_r)

task1 = iris.task()
task1.h2d_full(mem_y, y)
task1.kernel(kernel1, 1, off, ndr)
task1.d2h_full(mem_s, s)
task1.submit(iris.iris_cpu)

print 'S =', A, '* X + Y', s

iris.finalize()
```

kernel.openmp.h (OpenMP)

```
#include <iris/iris_openmp.h>

static void saxpy0(float* S, float A, float*
X, IRIS_OPENMP_KERNEL_ARGS) {
    int id;
    #pragma omp parallel for shared(S, A, X)
    private(id)
        IRIS_OPENMP_KERNEL_BEGIN
        S[id] = A * X[id];
        IRIS_OPENMP_KERNEL_END
    }

static void saxpy1(float* S, float* Y,
IRIS_OPENMP_KERNEL_ARGS) {
    int id;
    #pragma omp parallel for shared(S, Y)
    private(id)
        IRIS_OPENMP_KERNEL_BEGIN
        S[id] += Y[id];
        IRIS_OPENMP_KERNEL_END
    }
```

Memory Consistency Management

saxpy.py (1/2)

```
#!/usr/bin/env python

import iris
import numpy as np
import sys

iris.init()

SIZE = 1024
A = 10.0

x = np.arange(SIZE,
dtype=np.float32)
y = np.arange(SIZE,
dtype=np.float32)
s = np.arange(SIZE,
dtype=np.float32)

print 'X', x
print 'Y', y

mem_x = iris.mem(x.nbytes)
mem_y = iris.mem(y.nbytes)
mem_s = iris.mem(s.nbytes)
```

saxpy.py (2/2)

```
kernel0 = iris.kernel("saxpy0")
kernel0.setmem(0, mem_s, iris.iris_w)
kernel0.setint(1, A)
kernel0.setmem(2, mem_x, iris.iris_r)

off = [ 0 ]
ndr = [ SIZE ]

task0 = iris.task()
task0.h2d_full(mem_x, x)
task0.kernel(kernel0, 1, off, ndr)
task0.submit(iris.iris_gpu)


kernel1 = iris.kernel("saxpy1")
kernel1.setmem(0, mem_s, iris.iris_rw)
kernel1.setmem(1, mem_y, iris.iris_r)

task1 = iris.task()
task1.h2d_full(mem_y, y)
task1.kernel(kernel1, 1, off, ndr)
task1.d2h_full(mem_s, s)
task1.submit(iris.iris_cpu)

print 'S =', A, '* X + Y', s

iris.finalize()
```

mem_s is shared between GPU and CPU



Locality-aware Device Selection Policy

saxpy.py (1/2)

```
#!/usr/bin/env python

import iris
import numpy as np
import sys

iris.init()

SIZE = 1024
A = 10.0

x = np.arange(SIZE,
dtype=np.float32)
y = np.arange(SIZE,
dtype=np.float32)
s = np.arange(SIZE,
dtype=np.float32)

print 'X', x
print 'Y', y

mem_x = iris.mem(x.nbytes)
mem_y = iris.mem(y.nbytes)
mem_s = iris.mem(s.nbytes)
```

saxpy.py (2/2)

```
kernel0 = iris.kernel("saxpy0")
kernel0.setmem(0, mem_s, iris.iris_rw)
kernel0.setint(1, A)
kernel0.setmem(2, mem_x, iris.iris_r)

off = [ 0 ]
ndr = [ SIZE ]

task0 = iris.task()
task0.h2d_full(mem_x, x)
task0.kernel(kernel0, 1, off, ndr)
task0.submit(iris.iris_gpu)


kernel1 = iris.kernel("saxpy1")
kernel1.setmem(0, mem_s, iris.iris_rw)
kernel1.setmem(1, mem_y, iris.iris_r)

task1 = iris.task()
task1.h2d_full(mem_y, y)
task1.kernel(kernel1, 1, off, ndr)
task1.d2h_full(mem_s, s)
task1.submit(iris.iris_data)

print 'S =', A, '* X + Y', s

iris.finalize()
```

iris_data selects the device that requires minimum data transfer to execute the task



IRIS: Task Scheduling Overhead – Running One Million (Empty) Tasks

ntasks.py

```
#!/usr/bin/env python
```

```
import iris
```

```
iris.init()
```

```
NTASKS = 1000000
```

```
t0 = iris.timer_now()
```

```
for i in range(NTASKS):
```

```
    task = iris.task()
```

```
    task.submit(iris.iris_random, False)
```

```
iris.synchronize()
```

CPU or GPU
randomly

asynchronous
task submission

```
t1 = iris.timer_now()
```

```
print 'Time:', t1 - t0
```

concurrent tasks
execution on
multiple devices


```
iris.finalize()
```

```
user@xavier:~/work$ ./ntasks.py
```

```
Time: 11.46s
```

Throughput	Latency
87,268 tasks/sec	11.4 μ s/task

Closing



Summary

- Architectural specialization
- Performance portability of applications and software
- DSSoC ORNL project investigating on performance portability of SDR
 - Understand applications and target architectures
 - Use open programming models: OpenACC, OpenCL, OpenMP
 - Developing intelligent runtime systems: IRIS
- Goal: scale applications from Qualcomm Snapdragon to DoE Summit Supercomputer with minimal programmer effort
- Work continues...

Acknowledgements

- Thanks to staff and students for the work!
- Thanks to DARPA, DOE for funding our work!
- This research was developed, in part, with funding from the Defense Advanced Research Projects Agency (DARPA). The views, opinions and/or findings expressed are those of the authors and should not be interpreted as representing the official views or policies of the Department of Defense or the U.S. Government. This document is approved for public release: distribution unlimited.