

Striving for SDR Performance Portability in the Era of Heterogeneous SoCs

Jeffrey S. Vetter Seyong Lee Mehmet Belviranli Jungwon Kim Richard Glassbrook Abdel-Kareem Moadi Seth Hitefield

ORNL is managed by UT-Battelle, LLC for the US Department of Energy







http://ft.ornl.gov

vetter@computer.org

FOSDEM

Brussels

2 Feb 2020

Highlights

- Architectural specialization
- Performance portability of applications and software
- DSSoC ORNL project investigating on performance portability of SDR
 - Understand applications and target architectures
 - Use open programming models (e.g., OpenMP, OpenACC, OpenCL)
 - Develop intelligent runtime systems
- Goal: scale applications from Qualcomm Snapdragon to DoE Summit Supercomputer with minimal programmer effort



Sixth Wave of Computing



http://www.kurzweilai.net/exponential-growth-of-computing



Predictions for Transition Period

Optimize Software and Expose New Hierarchical Parallelism

- Redesign software to boost performance on upcoming architectures
- Exploit new levels of parallelism and efficient data movement

Architectural Specialization and Integration

- Use CMOS more effectively for specific workloads
- Integrate components to boost performance and eliminate inefficiencies
- Workload specific memory+storage system design

Emerging Technologies

- Investigate new computational paradigms
 - Quantum
 - Neuromorphic
 - Advanced Digital
 - Emerging Memory Devices



Complex architectures yield...



Complex Programming Models

System: MPI, Legion, HPX, Charm++, etc

Low overhead	Node: OpenMP, Pthreads, U-threads, etc						
Resource contention		SIMD		Cores: OpenA	CC, CUDA, Op	enCL, OpenMI	P4,
Locality		NUMA, HBM		Memory use, coalescing	Data orchestration	Fine grained parallelism	Hardware features



During this Sixth Wave transition, Complexity is our major challenge!

Design: How do we design future systems so that they are better than current systems on mission applications?

- Entirely possible that the new system will be slower than the old system!
- Expect 'disaster' procurements

Programmability: How do we design applications with some level of performance portability?

- Software lasts much longer than transient hardware platforms
- Adapt or die





DARPA ERI DSSoC Program: Dr. Tom Rondeau



Looking at how Hardware/Software co-design is an enabler for efficient use of processing power

DSSoC ORNL Project Overview



Development Lifecycle



exploration with Aspen

Architectures





Summit Node Overview

Application Performance	200 PF			
Number of Nodes	4,608			
Node performance	42 TF			
Memory per Node	512 GB DDR4 + 96 GB HBM2			
NV memory per Node	1600 GB			
Total System Memory	>10 PB DDR4 + HBM2 + Non-volatile			
Processors	2 IBM POWER9™ 9,216 CPUs 6 NVIDIA Volta™ 27,648 GPUs			
File System	250 PB, 2.5 TB/s, GPFS™			
Power Consumption	13 MW			
Interconnect	Mellanox EDR 100G InfiniBand			
Operating System	Red Hat Enterprise Linux (RHEL) version 7.4			





GB/s GB/s HBM 16 GB HBM 16 GB DRAM DRAM GPU 7 TF GPU 7 IF **√**006 256 GB 256 GB GB/s GB/s GB/s 35 GB/s 50 GB/s 50 GB/s ജ 8 35 64 900 GB/s GB/s 50 GB/s 50 GB/s GB/s HBM 16 GB 16 GB GPU 7TF GPU 7TF ШШ P9 P9 900 16 GB/s 16 GBIS 50 GB/s GB/s 50 GB/s 50 GB/s ജ 900 GB/s 900 GB/s HBM 16 GB HBM 16 GB GPU 7 ∏F GPU ЫN HBM/DRAM Bus (aggregate B/W)

Acility

Intel Stratix 10 FPGA

Experimental Computing Lab (ExCL) managed by the ORNL Future Technologies Group

- Intel Stratix 10 FPGA and four banks of DDR4 external memory
 - Board configuration: Nallatech 520 Network Acceleration Card
- Up to 10 TFLOPS of peak single precision performance
- 25MBytes of L1 cache @ up to 94 TBytes/s peak bandwidth
- 2X Core performance gains over Arria[®] 10
- Quartus and OpenCL software (Intel SDK v18.1) for using FPGA
- Provide researcher access to advanced FPGA/SOC environment





Mar 2019

NVIDIA Jetson AGX Xavier SoC

Experimental Computing Lab (ExCL) managed by the ORNL Future Technologies Group

- NVIDIA Jetson AGX Xavier:
- High-performance system on a chip for autonomous machines
- Heterogeneous SoC contains:
 - Eight-core 64-bit ARMv8.2 CPU cluster (Carmel)
 - 1.4 CUDA TFLOPS (FP32) GPU with additional inference optimizations (Volta)
 - 11.4 DL TOPS (INT8) Deep learning accelerator (NVDLA)
 - 1.7 CV TOPS (INT8) 7-slot VLIW dual-processor Vision accelerator (PVA)
 - A set of multimedia accelerators (stereo, LDC, optical flow)
- Provides researchers access to advanced highperformance SOC environment











Mar 2019

https://excl.ornl.gov/

Qualcomm 855 SoC (SM8510P) Snapdragon[™]

Experimental Computing Lab (ExCL) managed by the ORNL Future Technologies Group



Kyro 485 (8-ARM Prime+BigLittle Cores)

			@ 1.8G			
Prime				A55		
A76	A76	A76	A76	128 KB	128 KB	
				A55		
512 KB	256 КВ	256 KB	256 KB	128 KB	128 KB	
					1	
	DSU		2048КВ			

Hexagon 690 (DSP + AI)

- Quad threaded Scalar Core
- DSP + 4 Hexagon Vector Xccelerators
- New Tensor Xccelerator for AI
- Apps: Al, Voice Assistance, AV codecs

Adreno 640

- Vulkan, OpenCL, OpenGL ES 3.1
- Apps: HDR10+, HEVC, Dolby, etc
- Enables 8k-360° VR video playback
- 20% faster compared to Adreno 630



- Snapdragon X24 LTE (855 built-in) modem LTE Category 20
- Snapdragon X50 5G (external) modem (for 5G devices)
- Qualcomm Wi-Fi 6-ready mobile platform: (802.11ax-ready, 802.11ac Wave 2, 802.11ay, 802.11ad)
- Qualcomm 60 GHz Wi-Fi mobile platform: (802.11ay, 802.11ad)
- Bluetooth Version: 5.0
- Bluetooth Speed: 2 Mbps
- High accuracy location with dual-frequency GNSS.

Spectra 360 ISP

- New dedicated Image Signal Processor (ISP)
- Dual 14-bit CV-ISPs; 48MP @ 30fps single camera
- Hardware CV for object detection, tracking, streo depth process
- 6DoF XR Body tracking, H265, 4K60 HDR video capture, etc.

Qualcomm Development Board connected to (mcmurdo) HPZ820



- Connected Qualcomm board to HPZ820 through USB
- Development Environment: Android SDK/NDK
- Login to mcmurdo machine
 - \$ ssh –Y mcmurdo
- Setup Android platform tools and development environment \$ source /home/ngx/setup android.source
- Run Hello-world on ARM cores
 - \$ git clone <u>https://code.ornl.gov/nqx/helloworld-android</u>
 \$ make compile push run
- Run OpenCL example on GPU
 - \$ git clone https://code.ornl.gov/nqx/opencl-img-processing
 - Run Sobel edge detection

\$ make compile push run fetch

Login to Qualcomm development board shell

\$ adb shell

\$ cd /data/local/tmp

For more information or to apply for an account, visit <u>https://excl.ornl.gov/</u>









End-to-End System: Gnu Radio for Wifi on two NVIDIA Xavier SoCs

Xavier SoC #1



- Signal processing: An opensource implementation of IEEE-802.11 WIFI a/b/g with GR OOT modules.
- Input / Output file support via Socket PDU (UDP server) blocks
- Image/Video transcoding with OpenCL/OpenCV







- GR-Tools
 - First tools are released
 - Block-level Ontologies [ontologyAnalysis]
 - Following properties are extracted from a batch of block definition files: Descriptions and IDs, source and sink ports (whether input/output is scalar, vector or multi-port), allowed data types, and additional algorithm-specific parameters
 - Flowgraph Characterization [workflowAnalysis]
 - Characterization of GR workloads at the flowgraph level.
 - Scripts automatically run for for 30 seconds and reports a breakdown of high-level library module calls
 - Design-space Exploration [designSpaceCL]
 - Script to run 13 blocks included in gr-clenabled
 - Both on a GPU and on a single CPU core
 - By using input sizes varying between 24 and 227 elements.
 - Two prototype tools have been added recently
 - cgran-scraper
 - GRC-analyzer







• Preliminary SDR Application Profiling:

- Created fully automated GRC profiling toolkit
- Ran each of the 89 flowgraph for 30 seconds
- Profiled with performance counters
- Major overheads:
 - Python glue code (libpython), O/S threading & profiling (kernel.kallsysms, libpthread), libc, ld, Qt
- Runtime overhead:
 - Will require significant consideration when run on SoC
 - Cannot be executed in parallel
 - Hardware assisted scheduling is essential

Library	Percentage
[kernel.kallsyms]	27.8547
libpython	18.6281
libgnuradio	11.7548
libc	7.7503
ld	3.8839
libvolk	3.7963
libperl	3.7837
[unknown]	3.6465
libQt5	2.9866
libpthread	2.1449





Block proximity analysis

- Creates a graph:
 - <u>Nodes</u>: Unique block types
 - Edges: Blocks used in the same GRC file.
 - Every co-occurrence increases edge weight by 1.
- This example was run
 - With --mode proximityGraph
 - On randomly selected sub-set of GRC files

borip-USRP-UHD.grc	live_signal_detection.grc
cdma_tx_hier1.grc	psk_burst_ldpc_tx.grc
cdma_tx_hier.grc	psk_burst_tx.grc
dsat.grc	rfnoc_digital_gain_network_host.grc
dsss_sim_perfekt_sync_fg_without_fec.grc	rtty_decode.grc
dvbt_tx_demo_8k_QPSK_rate78.grc	run_RootMUSIC_lin_array_simulation.gr
fbmc_frame_generator_perf_test.grc	sat_1kuns_pf.grc
flarm_2chan.grc	sat_3cat_2.grc
frontend_lilacsat1_rx_fcdpp.grc	snapshot-approach.grc
fsk_tx.grc	<pre>symbol_differential_filter_phases.grc</pre>
ieee802_15_4_OQPSK_PHY.grc	symbol_sampling.grc
jy1sat.grc	tx_usrp.grc
kr01.grc	usrp-input.grc_





Programming Systems





155



Programming Solution for DSSoC





New OpenACC GR Block Mapping Strategy for Heterogeneous Architectures





OpenACC GR Block Code Structure

<pre>//Constructor accLog_impl::accLog_impl(int contextType, int deviceId, int copy_in, int copy_out) : gr::sync_block("accLog",), GRACCBase(contextType, deviceId) { accLog_init(deviceType, deviceId, threadID); } //Reference CPU implementation intere Free inclusion interesting in the sector</pre>	\bigtriangledown	 Constructor OpenACC GR block class inherits GRACCBase class as a base class. GRACCBase constructor assigns a unique thread ID per OpenACC GR block instantiation, which is internally used for thread safety. OpenACC backend runtime is also initialized.
<pre>int accLog_impl::testCPU() { for (int i=0;i<noi;i++) *="" +="" k_val;="" log10(in1[i])="" out[i]="n_val" pre="" {="" }="" }<=""></noi;i++)></pre>	$\langle \Box$	 Reference CPU Implementation Contains the same code as that in the original GR block, which may have already been vectorized using Volk library.
<pre>//OpenACC implementation int accLog_impl::testOpenACC() { if(acc_init_done == 0) { gracc_pcopyin(); //Create and copy input data to device memory. gracc_pcreate(); //Create device buffer for output data. acc_init_done = 1; } else if(gracc_copy_in == 1) { gracc_update_device(); //Copy input data to device memory. } accLog_kernel(); //Execute an OpenACC kernel. if(gracc_copy_out == 1) { mracc_update_self(); //Copy output data to host memory.</pre>		 OpenACC Implementation Contains the OpenACC version of the reference CPU implementation. Performs the following tasks: Copy input data to device memory. Execute the OpenACC kernel. Copy output data back to host memory. OpenARC will translate the OpenACC kernel to multiple different output programming models (e.g., CUDA, OpenCL, OpenMP, HIP, etc.)
<pre>} } int accLog_impl::work() { if(contextType == ACCTYPE_CPU) { retVal = testCPU(); //Execute reference CPU version. } else { retVal = testOpenACC(); //Execute OpenACC version. } }</pre>	\bigtriangledown	 Main Entry Function Main entry function executed whenever GR scheduler invokes the OpenACC GR block. The GR block argument, contextType decides which to execute between the reference CPU version and OpenACC version. OpenACC backend runtime may choose CPU as an offloading target (e.g., offloading OpenMP3 kernel to CPU).



Example Translation of GR accLog Module

<pre>d accLog_init(acc_device_t deviceType,) { acc_init(deviceType); d accLog_kernel() { agma acc kernels loop gang worker present(in, out) for(int i=0; i<noutput_items;)="" *="" +="" <="" i++="" k_val;="" log10(in[i])="" out[i]="n_val" pre="" {="" }=""></noutput_items;></pre>	<pre>1 33 si 2 void accLog_init(acc_device_t deviceType, int devId, int threadID) 3 { 3 { 4 3 dit 5 ////////////////////////////////////</pre>	<pre>ze_t dimGrid_accLog_kernel_kernel0[3]; mGrid_accLog_kernel_kernel0[0]=((int)ceil((((float)noutput_items)/64.0F); mGrid_accLog_kernel_kernel0[1]=1; mGrid_accLog_kernel_kernel0[2]=1; ze_t dimBlock_accLog_kernel_kernel0[0]=64; mBlock_accLog_kernel_kernel0[0]=64; mBlock_accLog_kernel_kernel0[2]=1; uNumBlocks=((int)ceil((((float)noutput_items)/64.0F))); uNumThreads=64; talGpuNumThreads=(((int)ceil((((float)noutput_items)/64.0F)))*64); _register_kernel_numargs("accLog_kernel_kernel0",0,sizeof(void*),(& gpu_in 1,threadID); _register_kernel_arg("accLog_kernel_kernel0",1,sizeof(void*),(& gpu_ou ,1,threadID); _register_kernel_arg("accLog_kernel_kernel0",2,sizeof(void*),(& n_val), threadID); _register_kernel_arg("accLog_kernel_kernel0",4,sizeof(void*),(& n_val), threadID); _register_kernel_arg("accLog_kernel_kernel0",4,sizeof(void*),(& n_val), threadID); _register_kernel_arg("accLog_kernel_kernel0",4,sizeof(void*),(& n_val), threadID); _register_kernel_arg("accLog_kernel_kernel0",4,sizeof(void*),(& n_val), threadID); _register_kernel_arg("accLog_kernel_kernel0",4,sizeof(void*),(& n_val), threadID); _register_kernel_arg("accLog_kernel_kernel0",4,sizeof(void*),(& n_val), threadID); _kernel_call("accLog_kernel_kernel0",dimGrid_accLog_kernel_kernel0,dimBl k_accLog_kernel_kernel0,DEFAULT_QUEUE,0,NULL,threadID); _synchronize(1,threadID); uNumBlocks=((int)ceil((((float)noutput_items)/64.0F))); turn ;</pre>
Input OpenACC code	<pre>readID)1=HI_success) 57 28 { 29 printf("[ERROR] GPU memory for the host variable, out, does not exist. \n") 59 ; 30 printf("Enclosing annotation: \n#pragma acc kernels loop gang(((int)ceil((((float)noutput_items)/64.0F)))) worker(64) copyin(k_val, n_val, noutput_it 62 ems) present(in[0:noutput_items], out[0:noutput_items]) private(i) \n"); 63 31 exit(1); 64 32 } 57 </pre>	
	<pre>1 2 extern "C"global void accLog_kernel_kernel0(float * in, 3 float * out, float k_val, float n_val, int noutput_items) 4 { 5 int lwprivi; 6 lwprivi=(threadIdx.x+(blockIdx.x*64)); 7 if (lwprivi<noutput_items) 10="" 8="" 9="" <="" out[lwprivi]="((n_val*log10(in[lwprivi]))+k_val);" pre="" {="" }=""></noutput_items)></pre>	Output host code
	11 } Output code	CUDA kernel

vo #p









- In the basic memory management scheme, each invocation of an OpenACC GR block performs the following three tasks:
 - 1) Copy input data to device memory.
 - 2) Run a kernel on device.
 - 3) Copy output data back to host memory.







- In the optimized memory management scheme, some blocks can bypass unnecessary memory transfers between host and device and directly communicate each other using device memory if both producer and consumer blocks are running on the same device.
- Notice that device buffer needs extra padding to handle the overwriting feature in the host circular buffer.



Sample Output of the Example SDR Workflow





• CPU versions of OpenACC blocks are algorithmically equivalent to those in the original GR blocks.





• OpenACC blocks are automatically translated to OpenMP3 versions and run on Xavier CPU.





171

- OpenACC blocks are automatically translated to CUDA versions and run on Xavier GPU.
- Each invocation of an OpenACC block executes three tasks: 1) copy input data to device memory, 2) run a kernel on device, and 3) copy output data back to host memory





172

- OpenACC blocks are automatically translated to CUDA versions and run on Xavier GPU.
- Optimized OpenACC blocks bypass memory transfers between host and device and directly communicate each other using device memory if both producer and consumer blocks are running on the same device.





More Complex SDR Workflow Example





- OpenACC blocks are automatically translated to CUDA versions and run on Xavier GPU.
- Optimized OpenACC blocks bypass memory transfers between host and device and directly communicate each other using device memory if both producer and consumer blocks are running on the same device.



National Laboratory



- Updated the programming system to use our new heterogeneous runtime system, called IRIS, as the common backend runtime.
 - IRIS allows intermixing of multiple different output programming models (e.g., OpenMP3, OpenMP4, OpenACC, CUDA, HIP, etc.) and runs them on heterogeneous devices concurrently.
- Developed a host-device memory transfer optimization scheme, which allows OpenACC GR blocks to bypass memory transfers between host and device and directly communicate each other if both producer and consumer blocks are running on the same device.
- Performed preliminary evaluation of the new programming system by creating synthetic SDR workflow using the OpenACC GR blocks.
- Next Steps
 - Port more complex GR blocks to OpenACC and evaluate more complex SDR workflow.
 - Continue to improve and fix bugs in the programming system.









IRIS: An Intelligent Runtime System for Extremely Heterogeneous Architectures

- Provide programmers a unified programming environment to write portable code across heterogeneous architectures (and preferred programming systems)
- Orchestrate diverse programming systems (OpenCL, CUDA, HIP, OpenMP for CPU) in a single application
 - OpenCL
 - NVIDIA GPU, AMD GPU, ARM GPU, Qualcomm GPU, Intel CPU, Intel Xeon Phi, Intel FPGA, Xilinx FPGA
 - CUDA
 - NVIDIA GPU
 - HIP
 - AMD GPU
 - OpenMP for CPU
 - Intel CPU, AMD CPU, PowerPC CPU, ARM CPU, Qualcomm CPU





The IRIS Architecture

- Platform Model
 - A single-node system equipped with host CPUs and multiple compute devices (GPUs, FPGAs, Xeon Phis, and multicore CPUs)
- Memory Model
 - Host memory + shared device memory
 - All compute devices share the device memory
- Execution Model
 - DAG-style task parallel execution across all available compute devices
- Programming Model
 - High-level OpenACC, OpenMP4, SYCL* (* planned)
 - Low-level C/Fortran/Python IRIS host-side runtime API + OpenCL/CUDA/HIP/OpenMP kernels (w/o compiler support)





Supported Architectures and Programming Systems by IRIS

ExCL* Systems	Oswald	Summit-node	Radeon	Xavier	Snapdragon	
CPU	Intel Xeon	IBM Power9	Intel Xeon	ARMv8	Qualcomm Kryo	
Programming Systems	Intel OpenMPIntel OpenCL	IBM XL OpenMP	Intel OpenMPIntel OpenCL	GNU GOMP	 Android NDK OpenMP 	
GPU	NVIDIA P100	NVIDIA V100	AMD Radeon VII	NVIDIA Volta	Qualcomm Adreno 640	
Programming Systems	 NVIDIA CUDA NVIDIA OpenCL 	 NVIDIA CUDA 	AMD HIPAMD OpenCL	NVIDIA CUDA	 Qualcomm OpenCL 	
FPGA	Intel/Altera Stratix 10					
* ORNE Experimental Compliting Datonatory (ExCL) <u>https://excl.ornl.gov/</u> Systems						



IRIS Booting on Various Platforms



• • •	∿2#1	ssh	¥1	ssh	#2	ssh	ж3	ssh	¥64
eck@xavie	er:~/work/b	risbane-rts/a	apps/saxpy-py	\$./saxpy.p					
[I] xavie [T] xavie [I] xavie [T] xavie [I] xavie 10000] m	er [Platfor er [Platfor er [Device0 er [Platfor er [Device0 max_compute	m.cpp:98:Ini m.cpp:238:In: penMP.cpp:27 m.cpp:180:In: UDA.cpp:44:Do _units[8] ma:	t] Brisbane a itOpenMP] Open DeviceOpenMP itCUDA] CUDA] eviceCUDA] dev <_work_group_s	rchitecture nMP platfor] device[0] platform[1] vice[1] pla size_[1024]	es[openmp:cu rm[0] ndevs[] platform[0] ndevs[1] atform[1] ve] max_work_i	da:hip:opencl 1]] device[ARMv ndor[NVIDIA C tem_sizes[219] 8 Processon orporation] 9023254528,	r rev 0 (v8l) device[Xavi ,67107840,419] type[64] er] type[128] v 4240] max_block
[T] xavie [T] xavie [T] xavie [T] xavie [T] xavie [T] xavie X [0. 1	er [Loader. er [Platfor er [Platfor er [Loader. er [Platfor er [DeviceC L. 2. 3.	cpp:19:Load] m.cpp:203:In: m.cpp:261:In: cpp:19:Load] m.cpp:133:In: UDA.cpp:64:In 4. 5. 6.	<pre>libhip_hcc.sd itHIP] skippin itOpenCL] Open brisbane.poly it] nplatforms nit] dev[1][Xa 7.]</pre>	o: cannot c ng HIP arch nCL nplatfc y.so: canno s[2] ndevs[avier] kerr	open shared nitecture orms[0] ot open shar [2] hub[0] p nels[kernel.	object file: ed object fil olyhedral[0] ptx]	No such fil e: No such profile[0]	le or directo file or dire	ry ctory
T] xavie [T] xavie [T] xavie [T] xavie	er [DeviceC er [DeviceC er [DeviceC er [DeviceC er [DeviceC	4. 5. 6. UDA.cpp:92:Mo UDA.cpp:142:I cpp:44:Execu UDA.cpp:100:I	/.] emH2D] mem[4] KernelLaunch] te] task[8][sa MemD2H] mem[6	off[0] siz kernel[sax axpy0] comp] off[0] si	ze[32] host[kpy0] dim[1] plete dev[1] ize[32] host	0x5572cd2bf0] grid[8,1,1] [Xavier] time [0x7f68001110	block[1,1,1 [0.000877]]	L] blockOff_x	[0]
[1] xavie [1] xavie S = 10.0 [1] xavie [1] xavie [1] xavie	<pre>* [Consist er [Device. * X + Y [er [Platfor er [Platfor er [Platfor</pre>	ency.cpp:104 cpp:44:Execu 0. 11. 22 m.cpp:595:Sho m.cpp:595:Sho m.cpp:595:Sho	<pre>:kesolvewithou te] task[10][: 33. 44. owKernelHisto owKernelHisto owKernelHisto</pre>	saxpyl] com 55. 66. 7 ry] kernel ry] kernel ry] kernel ry] kernel	kernel[saxp mplete dev[0 77.] [saxpy1] k[0 [saxpy0] k[0 [brisbane_nu (ernel[0_001]	yıj memcpy[6]][ARMv8 Proce .000997][1] h .000189][1] h ll] k[0.00000	[Xavier] - ssor rev 0 2d[0.000018 2d[0.000688 0][0] h2d[0	<pre>-> [AKMV8 Pro (v81)] time[3][2] d2h[0.0 3][1] d2h[0.0 0.0000000][0] </pre>	cessor rev 0 (v8 0.001016] 000001][1] 000000][0] d2h[0.000155][1
[I] xavie eck@xavie	er [Platfor er:~/work/b	m.cpp:624:Fi risbane-rts/a	apps/saxpy-py	execution	time:[0.106	565] sec. ini	tialize:[0.	.098530] sec.	t-i:[0.008035]

Task Scheduling in IRIS

• A task

181

- A scheduling unit
- Contains multiple in-order commands
 - Kernel launch command
 - Memory copy command (device-to-host, host-to-device)
- May have DAG-style dependencies with other tasks
- Enqueued to the application task queue with a device selection policy
 - Available device selection policies
 - Specific Device (compute device #)
 - Device Type (CPU, GPU, FPGA, XeonPhi)
 - Profile-based
 - Locality-aware
 - Ontology-base
 - Performance models (Aspen)
 - Any, All, Random, 3rd-party users' custom policies
- The task scheduler dispatches the tasks in the application task queue to available compute devices
 - Select the optimal target compute device according to task's device selection policy





SAXPY Example on Xavier

- Computation
 - S[] = A * X[] + Y[]
- Two tasks
 - S[] = A * X[] on NVIDIA GPU (CUDA)
 - S[] += Y[] on ARM CPU (OpenMP)
 - S[] is shared between two tasks
 - Read-after-write (RAW), true dependency
- Low-level Python IRIS host code + CUDA/OpenMP kernels
 - saxpy.py
 - kernel.cu
 - kernel.openmp.h





SAXPY: Python host code & CUDA kernel code

saxpy.py (1/2)

#!/usr/bin/env python

import iris import numpy as np import sys

iris.init()

SIZE = 1024 A = 10.0

x = np.arange(SIZE, dtype=np.float32) y = np.arange(SIZE, dtype=np.float32) s = np.arange(SIZE, dtype=np.float32)

print 'X', x print 'Y', y

183

mem_x = iris.mem(x.nbytes)
mem_y = iris.mem(y.nbytes)
mem_s = iris.mem(s.nbytes)

saxpy.py (2/2)

kernel0 = iris.kernel("saxpy0")
kernel0.setmem(0, mem_s, iris.iris_w)
kernel0.setint(1, A)
kernel0.setmem(2, mem_x, iris.iris_r)

off = [0] ndr = [SIZE]

task0 = iris.task() task0.h2d_full(mem_x, x) task0.kernel(kernel0, 1, off, ndr) task0.submit(**iris.iris_gpu**)

kernel1 = iris.kernel("saxpy1")
kernel1.setmem(0, mem_s, iris.iris_rw)
kernel1.setmem(1, mem_y, iris.iris_r)

task1 = iris.task()
task1.h2d_full(mem_y, y)
task1.kernel(kernel1, 1, off, ndr)
task1.d2h_full(mem_s, s)
task1.submit(iris.iris_cpu)

print 'S =', A, '* X + Y', s

iris.finalize()

kernel.cu (CUDA)

```
extern "C" __global__ void saxpy0(float*
S, float A, float* X) {
    int id = blockIdx.x * blockDim.x +
    threadIdx.x;
    S[id] = A * X[id];
}
extern "C" __global__ void saxpy1(float*
S, float* Y) {
    int id = blockIdx.x * blockDim.x +
    }
```

threadIdx.x;
S[id] += Y[id];



SAXPY: Python host code & OpenMP kernel code

saxpy.py (1/2)

#!/usr/bin/env python

import iris import numpy as np import sys

iris.init()

SIZE = 1024 A = 10.0

x = np.arange(SIZE, dtype=np.float32) y = np.arange(SIZE, dtype=np.float32) s = np.arange(SIZE, dtype=np.float32)

print 'X', x print 'Y', y

184

mem_x = iris.mem(x.nbytes)
mem_y = iris.mem(y.nbytes)
mem_s = iris.mem(s.nbytes)

saxpy.py (2/2)

kernel0 = iris.kernel("saxpy0")
kernel0.setmem(0, mem_s, iris.iris_w)
kernel0.setint(1, A)
kernel0.setmem(2, mem_x, iris.iris_r)

off = [0] ndr = [SIZE]

task0 = iris.task() task0.h2d_full(mem_x, x) task0.kernel(kernel0, 1, off, ndr) task0.submit(**iris.iris_gpu**)

kernel1 = iris.kernel("saxpy1")
kernel1.setmem(0, mem_s, iris.iris_rw)
kernel1.setmem(1, mem_y, iris.iris_r)

task1 = iris.task()
task1.h2d_full(mem_y, y)
task1.kernel(kernel1, 1, off, ndr)
task1.d2h_full(mem_s, s)
task1.submit(iris.iris_cpu)

print 'S =', A, '* X + Y', s

iris.finalize()

kernel.openmp.h (OpenMP)

#include <iris/iris_openmp.h>

static void saxpy0(float* S, float A, float*
X, IRIS_OPENMP_KERNEL_ARGS) {
 int id;
 #pragma omp parallel for shared(S, A, X)
 private(id)
 IRIS_OPENMP_KERNEL_BEGIN
 S[id] = A * X[id];
 IRIS_OPENMP_KERNEL_END
}

static void saxpy1(float* S, float* Y, IRIS_OPENMP_KERNEL_ARGS) { int id; #pragma omp parallel for shared(S, Y) private(id) IRIS_OPENMP_KERNEL_BEGIN S[id] += Y[id]; IRIS_OPENMP_KERNEL_END



Memory Consistency Management

saxpy.py (1/2)

#!/usr/bin/env python

import iris import numpy as np import sys

iris.init()

SIZE = 1024 A = 10.0

x = np.arange(SIZE, dtype=np.float32) y = np.arange(SIZE, dtype=np.float32) s = np.arange(SIZE, dtype=np.float32)

print 'X', x print 'Y', y

mem_x = iris.mem(x.nbytes)
mem_y = iris.mem(y.nbytes)
mem_s = iris.mem(s.nbytes)

saxpy.py (2/2)

mem s is

shared

between GPU

and CPU

kernel0 = iris.kernel("saxpy0")
kernel0.setmem(0, mem_s, iris.iris_w)
kernel0.setint(1, A)
kernel0.setmem(2, mem_x, iris.iris_r)

off = [0] ndr = [SIZE]

task0 = iris.task() task0.h2d_full(mem_x, x) task0.kernel(kernel0, 1, off, ndr) task0.submit(<mark>iris.iris_gpu</mark>)

kernel1 = iris.kernel("saxpy1")
kernel1.setmem(0, mem_s, iris.iris_rw)
kernel1.setmem(1, mem_y, iris.iris_r)

task1 = iris.task()
task1.h2d_full(mem_y, y)
task1.kernel(kernel1, 1, off, ndr)
task1.d2h_full(mem_s, s)
task1.submit(iris.iris_cpu)

print 'S =', A, '* X + Y', s

iris.finalize()



Locality-aware Device Selection Policy

saxpy.py (1/2)

#!/usr/bin/env python

import iris import numpy as np import sys

iris.init()

SIZE = 1024 A = 10.0

x = np.arange(SIZE, dtype=np.float32) y = np.arange(SIZE, dtype=np.float32) s = np.arange(SIZE, dtype=np.float32)

print 'X', x print 'Y', y

mem_x = iris.mem(x.nbytes)
mem_y = iris.mem(y.nbytes)
mem_s = iris.mem(s.nbytes)

saxpy.py (2/2)

kernel0 = iris.kernel("saxpy0")
kernel0.setmem(0, mem_s, iris.iris_w)
kernel0.setint(1, A)
kernel0.setmem(2, mem_x, iris.iris_r)

off = [0] ndr = [SIZE]

task0 = iris.task() task0.h2d_full(mem_x, x) task0.kernel(kernel0, 1, off, ndr) task0.submit(**iris.iris_gpu**)

kernel1 = iris.kernel("saxpy1")
kernel1.setmem(0, mem_s, iris.iris_rw)
kernel1.setmem(1, mem_y, iris.iris_r)

task1 = iris.task()
task1.h2d_full(mem_y, y)
task1.kernel(kernel1, 1, off, ndr)
task1.d2h_full(mem_s, s)
task1.submit(iris.iris_data)
print 'S =', A, '* X + Y', s
iris.finalize()

iris_data selects the device that requires minimum data transfer to execute the task

task0





IRIS: Task Scheduling Overhead – Running One Million (Empty) Tasks

ntasks.py

#!/usr/bin/env python

import iris

iris.init()

NTASKS = **1000000**

t0 = iris.timer_now()

for i in range(NTASKS): task = iris.task() task.submit(iris.**iris_random**, **False**) iris.synchronize() CPU or GPU randomly task submit(iris.iris_random) CPU or GPU randomly task submit(iris.iris_random)

t1 = iris.timer_now()
print 'Time:', t1 - t0

iris.finalize()

asynchronous task submission

concurrent tasks execution on multiple devices user@xavier:~/work\$./ntasks.py Time: 11.46s

Throughput	Latency
87,268 tasks/sec	11.4 µs/task



Closing



<u>Summary</u>

- Architectural specialization
- Performance portability of applications and software
- DSSoC ORNL project investigating on performance portability of SDR
 - Understand applications and target architectures
 - Use open programming models: OpenACC, OpenCL, OpenMP
 - Developing intelligent runtime systems: IRIS
- Goal: scale applications from Qualcomm Snapdragon to DoE Summit Supercomputer with minimal programmer effort
- Work continues...

Acknowledgements

- Thanks to staff and students for the work!
- Thanks to DARPA, DOE for funding our work!
- This research was developed, in part, with funding from the Defense Advanced Research Projects Agency (DARPA). The views, opinions and/or findings expressed are those of the authors and should not be interpreted as representing the official views or policies of the Department of Defense or the U.S. Government. This document is approved for public release: distribution unlimited.

