#### Connecting LLVM with a WCET tool

Rick Veens rickveens92@gmail.com

FOSDEM 2018 (4-2-2018) 10:35 - 11:05

#### "Connecting LLVM with a WCET tool" talk outline

- What is WCET? WCET analysis?
- Why connect LLVM with a WCET tool?
- What tool to pick? (SWEET)
- Approach to connecting SWEET and LLVM
- WCET for the ARM Cortex-M3
- Conclusions

## What is WCET?

#### What is WCET?

- Worst Case Execution Time: longest path in the code
  - Example: inflation of an air bag



4



#### How to determine WCET?

- Running code, measuring?
- <u>No</u> There are too many paths in non-trivial code

#### e.g. **foo(unsigned a, unsigned b);** 2^32 \* 2^32 paths.

• Static analysis is the answer. Make use of abstract interpretation

#### WCET using static-analysis



## Why connect LLVM with a WCET tool?

#### Why connect LLVM with a WCET tool?

Provide WCET analysis alongside compilation
 Re-use information about architecture (i.e. TableGen)

- Why not add WCET analysis to LLVM, instead of tool?
  - WCET analysis is not easy (Abstract Interpretation)
  - Why do the same work again?
  - To test if LLVM has enough info in TableGen.

# What tool to pick? (SWEET)

#### What tool to pick? (SWEET)

- <u>SWE</u>dish <u>Execution Time</u>
- Open-source tool
- Has interface language ALF
- Other tools considered: Bound-T, OTAWA, Hepatane, Absint aiT

#### How to use SWEET

- SWEET requires cycle model and semantics
  - Cycle Model: How many cycles is this basic-block?
  - Semantics : Register changes, control flow etc



### Example of ALF code



## Example of addition-instruction of two registers (R0, R1)

## Approach to connecting SWEET and LLVM

#### Approach to connecting SWEET and LLVM

- Output ALF from LLVM
- What ALF? Use info from TableGen
- Output from MI, just before conversion to MC. (addPreEmitPass of TargetPassConfig)



#### How to determine ALF per instruction

- TableGen back-end that generates ALF based on DAG-pattern
  - Generate function that determines ALF code for given *MachineInstr* object.
- *Most* instructions have a DAG-pattern
- Condition flags are assumed to be N, Z, C, V



## WCET for the ARM Cortex-M3

#### Generating for ARM Cortex-M3

- 52 of 86 Thumb1 covered (14 custom)
- Simple cycle model
- QEMU simulator used to test
- Discovered issues:

1) Not all code available in LLVM: libgcc

2) Globals are allocated by the linker, addr not known by LLVM

.pzaciyi fir int:	1 4		
.long	4294967294	(d	0xfffffffe
.long	0		
.long	1	@	0x1
.long	0		

-culli i S	, נוב, וסך
.loc	1 279 31
bl	muldi3
.loc	1 279 9
strr1	[sn #52]

## Conclusions

#### Conclusions

- Goal: Add WCET analysis with the SWEET tool
- SWEET runs on ALF code
- Using TableGen to generate ALF
  - Generated ALF for ARM Cortex-M3 for some programs
  - Condition flags not in TableGen
  - LLVM does not have all information (libgcc, globals)

### Future work

- TableGen back-end uses fixed DAG-patterns e.g. (set .. (add ....))
- Instruction delay-slots not considered
- ARM Cortex-M3 instructions only partially finished
- Hand-write libgcc functions in ALF

## Some links

- Code of LLVM with WCET additions https://github.com/rveens/LLVM-WCET-SWEET
- Vim syntax highlighting for ALF https://github.com/rveens/alf-vim
- SWEET homepage http://www.mrtc.mdh.se/projects/wcet/sweet/
- ALF spec

http://www.es.mdh.se/pdf\_publications/1138.pdf

#### end of presentation

#### How to determine ALF per instruction

#### • Considered patterns:

#### Note: operators such as add, sub, ld etc are defined in TargetSelectionDAG.td

DAG-pattern	Flags set
(set \$R (imm \$L) )	N, Z
(set \$R (add \$L, \$L) )	N, Z, C, V
(set \$R (adde \$L, \$L) )	N, Z, C, V
(set \$R (sub \$L, \$L))	N, Z, C, V
(set \$R (ld \$L) )	N, Z
(set \$R (shl \$L \$L) )	N, Z, V
(set \$R (srl \$L \$L) )	N, Z, V
(set \$R (mul \$L \$L) )	N, Z, V
(set \$R (xor \$L \$L) )	N, Z, V
(set \$R (or \$L \$L) )	N, Z, V
(set \$R (and \$L \$L) )	N, Z, V
(set \$R (sext_inreg \$L \$Type) )	N, Z
(st \$L \$L )	-
(br \$BB)	-

## LLVM TableGen example

def tADC : // A8.6.2
T1sltDPEncode<0b0101, (outs tGPR:\$Rdn), (ins tGPR:\$Rn, tGPR:
\$Rm), IIC iALUr,</pre>

"adc", "\t\$Rdn, \$Rm",

[(set tGPR:\$Rdn, (adde tGPR:\$Rn, tGPR:\$Rm))]>, Sched<[WriteALU]>;

### **SWEET Abstract Execution**

i = INPUT; // i = [14]	iter	i at p				
while (i < 10) {	1	[14]	min.			
// point p	2	[36]	<b>#iter:</b> 3			
•••	3	[58]				
i=i+2;	4	[79]	max.			
}	5	[99]	<b>#iter:</b> 5			
// point q	6	impossible				
(a) Example	(b)	Analysis	(c) Result			
Figure 1. Example of abstract execution						