Coprocessor Accelerated Filterbank Extension Library

Mummy, are we there yet

Jan Krämer

DLR Institute of Communication and Navigation (IKN)

04.02.2018
Introduction

Arbitrary Resampler

Transition to the GPU

Open Sourcing
Who am I?

Jan Krämer
Software Defined Radio Imposter at German Aerospace Centre Oberpfaffenhofen
General interest in making stuff a bit faster
I fought my own officemate for rights to that name...

CAFE is the Coprocessor Accelerated Filterbank Extensions Library
Realtime Polyphase Filterbank Channelizer (PFB-C)

- 45 channels
- 1550 tap filter
- 4 MSamples/s needed

Optimized CPU Version: 1-2 MSamples/s
Regular ordinary frametitle, no memes here

GPGPU TO THE RESCUE!!!
Yo check me out, I’m awesome

- Channelizer presented already last year\(^1\)
- Oversamples the output to all factors that are integer divisions of the channel number (e.g. 3x oversampled = 45 channels/15)
- Able to achieve 110 MSamples/s (45 Channels, 1550 tap prototype filter)
- Now does CuFFT output reshuffle → additional performance gains are expected
Who wrote those specs...

- Timing sync needs 4x oversampling factor
- PFB-C gets to 4.2666x oversampling factor
- Arbitrary resampler needed
Bloody Resamplers, how do they work?

- Use PFB to "upsample" the signal
- Downsample by skipping the right filters in the bank
- Filter the signal with normal filter and a differential filter in parallel
- Interpolate between the 2 outcomes of the filter
- Profit
I wish I had a mouse to draw this...

Start with normal vector of taps

\[ \begin{array}{cccccccccccc}
T0 & T1 & T2 & T3 & T4 & T5 & T6 & T7 & T8 & T9 & T10 & T11 \\
\end{array} \]
Add the differential tap vector

\[ \text{diff}_{\text{tap}}[i] = \text{tap}[i + 1] - \text{tap}[i] \]  (1)
Usual partitioning is applied...Oh god I suck at graphics

<p>| | | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>T0</td>
<td>T4</td>
<td>T8</td>
</tr>
<tr>
<td>dT0</td>
<td>dT4</td>
<td>dT8</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>T1</td>
<td>T5</td>
<td>T9</td>
</tr>
<tr>
<td>dT1</td>
<td>dT5</td>
<td>dT9</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>T2</td>
<td>T6</td>
<td>T10</td>
</tr>
<tr>
<td>dT2</td>
<td>dT6</td>
<td>dT10</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>T3</td>
<td>T7</td>
<td>T11</td>
</tr>
<tr>
<td>dT3</td>
<td>dT7</td>
<td>dT11</td>
</tr>
</tbody>
</table>
Breakdown of operations

- **interpolation_rate** = How much to upsample
- **decimation_rate** = How much to downsample
- **floating_rate** = Difference between the integer downsampling and the actual needed downsampling factor
- **accumulated_rate** = Accumulated difference between the integer filter skips and needed filter skips
Did you notice the last 2 frametitles made sense?

- \( \text{interpolation\_rate} = \text{number of filter} \) (2)
- \( \text{decimation\_rate} = \text{floor}(\text{interpolation\_rate}/\text{rate}) \) (3)
- \( \text{floating\_rate} = (\text{interpolation\_rate}/\text{rate}) - \text{decimation\_rate} \) (4)
- accumulated\_rate in 2 steps:
  - \( \text{accumulated\_rate} += \text{floating\_rate} \) (5)
  - \( \text{accumulated\_rate} = \text{accumulated\_rate} \% 1.0 \) (6)
I hope you remembered those equation numbers!

Filterskips and interpolation

- Calculate output_normal and output_diff of both filters at filter_index
- \( \text{result} = \text{output\_normal} + \text{accumulated\_rate} \times \text{output\_diff} \) (7) (Interpolation)
- Update accumulated_rate according to [5]
- Update filter_index += decimation_rate + floor(accumulated_rate) (8)
- Update accumulated_rate according to [6]
- Update input = input + filter_index/interpolation_rate (9)
You hear the music, don’t you?

STOP!!
CUDA TIME!!
CUDA in one slide:

- Used to launch operations in massively parallel fashion on the GPU
- Closely related to NVidia GPU architecture
  - Several multiprocessors each with local on-chip memory and cache (fast)
  - Several CUDA Cores/ALUs per multiprocessor
  - Large (but slow) Global memory
Told you it won’t work

CUDA in one several slides:

- CUDA divides operations into a grid of blocks
- Maps:
  - Grid $\Rightarrow$ GPU
  - Block $\Rightarrow$ Multiprocessor
  - Thread $\Rightarrow$ ALU
- Threads are scheduled in groups of 32 $\Rightarrow$ Warps
- All Threads in a block can use shared, fast on-chip memory
As it is written in the sacred NVIDIA optimization guide

CUDA rules of thumb

- More threads than your Multiprocessor has ALUs ⇒ keeps huge pipeline busy
- On-Chip memory waaaay faster than Global memory
- Loads from both memories are done with a huge cacheline
  ⇒ have adjacent threads in a warp use adjacent memory entries ⇒ minimizes memory loads
Transition to the GPU

Where have I heard this before...

- Target outputs of the PFB Channelizer $\Rightarrow$ Maximum use of the available cores
  - One channel mapped to one CUDA block
- Each thread computes one resampler output
- Each thread computes both filter results and interpolation
- Concurrency only through processing of multiple samples $\Rightarrow$ minimal synchronization needed
- Same division as the PFB Channelizer
Prayers to the floating point god

Filter calculations

- All filter updates calculated on the GPU
- Filter processes all samples in its input
  - Uncertainty in produced output samples
  - Precalculate the number of operations on the CPU
  - Transfer expected end filter and number of ops to the GPU before every run
  - Dummy calculations might be done by a Warp ⇒ take care of it when copying data back from the GPU
Just imagine a fancy graphic

Results look promising for our use case

- Software runs on Intel i7-6800k with NVidia GTX970 GPU
- Benchmarked the full chain PFB Channelizer + PFB Resampler
- 45 Channels + 1550 taps prototype filter used
- 768 samples per channel processed in parallel
- Result \( \Rightarrow \) 25 MSamples/s average throughput
Call me Don Quijote

Harti (awesome colleague) and I battling since september to get it open sourced
Established an open sourcing process at IKN with me as the lab rat

- Check licenses
- Check export control
- Check with project partners and project sponsor/coordinator
- Establish CLA
What an excuse for this subpar presentation

- Still had to convince the institute management
- Several presentations on how open source benefits everyone (DLR and you gals and guys)
- Several written documents basically claiming the same as the presentations
- The whole project (and this talk) was in jeopardy

Finally on monday we got the greenlight
1 hour before I went on vacation...
Thanks Obama

Special thanks to these people at IKN

Gianluigi Liva  group leader for the information transmission group at DLR Institute of Communication and Navigation (DLR IKN)
Hartmut ”Harti” Brandt  lead developer at the satellite communication group at DLR IKN
Thanks Obama

Even more special thanks to

Joni
Gerald

For all the Kung Fury inspiration!!