# Graphic design tools for Open Source FPGAs

Learn about the Apio and Icestudio projects



Jesús Arroyo Torrens

### Presentation

Husband and father of two.

Engineer in software, robotics and electronics.

Creator of the open source tools Apio and Icestudio to bring FPGA technology to everyone.

Currently working at CARTO, an open source company of Location Intelligence, as a software engineer in Madrid (Spain).



GitHub @Jesus89 Twitter @JesusArroyo89 State of the art

## **Open FPGA boards**

FPGA: field-programmable gate array

**Open FPGA**: FPGA chip that can be used with open source tools (Lattice iCE40)

**Open FPGA board**: open source electronic board containing an open FPGA as main chip



iCEstick Evaluation Kit	iCE40-HX8K Breakout Board	icoBOARD 1.0
Nandland Go board	IceZUM Alhambra	Kéfir I iCE40-HX4K
CAT Board	BlackIce	TinyFPGA B2

## **Open FPGA tools**

Icarus Verilog\*: simulation and synthesis tool

GTKWave\*: fully featured wave viewer

Icestorm: Verilog-to-Bitstream flow Yosys: logic synthesis Arachne-pnr: place and route Icestorm tools: package and upload http://iverilog.icarus.com

http://gtkwave.sourceforge.net

http://www.clifford.at/icestorm

## **Open FPGA tools**

#### **Simulation example**

iverilog -B "/path/to/lib/ivl" -o leds\_tb.out "/path/to/cells\_sim.v" leds.v leds\_tb.v
vvp -M "/path/to/lib/ivl" leds\_tb.out
gtkwave leds tb.vcd leds tb.gtkw

#### Synthesis & Analysis example

```
yosys -p "synth_ice40 -blif hardware.blif" -q leds.v
arachne-pnr -d 1k -P tq144 -p leds.pcf -o hardware.asc -q hardware.blif
icetime -d hx1k -P tq144 -C "/path/to/chipdb-1k.txt" -mtr hardware.rpt hardware.asc
icepack hardware.asc hardware.bin
iceprog -d i:0x0403:0x6010:0 hardware.bin
```

## Found issues

#### Build all the tools

- Requires time and knowledge
- Requires the build environment

#### Manual setup of the drivers

- Manage Serial & FTDI drivers
- Different approaches in each OS

#### Simulation & Synthesis parameters

- Board parameters
- Configuration paths

#### Upload a wrong bitstream

• Board is not verified before upload



## **Possible solutions**

Create a high level multi-platform tool to manage every found issue

- Build all the tools
- + Package manager

- Simulation & Synthesis parameters
- + Simulation & Synthesis manager

- Manual setup of the drivers
- + Drivers manager

- Upload a wrong bitstream
- + Upload manager



## Apio

## A multi-platform cli toolbox for open FPGAs.

Written in Python.

pip install apio

Doc: <u>http://apiodoc.readthedocs.io</u>

jesus@jesus-ThinkPad: ~ × File Edit View Search Terminal Help (venv) jesus@jesus-ThinkPad:~\$ apio Usage: apio [OPTIONS] COMMAND [ARGS]... Experimental micro-ecosystem for open FPGAs Options: --version Show the version and exit. Show this message and exit. --help Code commands: build Synthesize the bitstream. Clean the previous generated files. clean Launch the verilog simulation. sim time Bitstream timing analysis. upload Upload the bitstream to the FPGA. Verify the verilog code. verify Environment commands: boards Manage FPGA boards. config Apio configuration. drivers Manage FPGA boards drivers. Manage verilog examples. examples init Manage apio projects. Install packages. install system System tools. uninstall Uninstall packages. Check the latest Apio version. upgrade (venv) jesus@jesus-ThinkPad:~\$

Repo: https://github.com/FPGAwars/apio

## Commands



#### Package manager

Commands: apio install / uninstall Packages: icestorm, iverilog, system, drivers, gtkwave, examples

#### **Drivers manager**

Commands: apio drivers

**Options:** --ftdi-enable, --ftdi-disable, --serial-enable, --serial-disable

#### Simulation & Synthesis manager

Commands: apio verify / sim / build / time / clean

## Commands

#### Upload manager

Commands: apio upload Check platform Check USB VID & PID Check FTDI description Auto-search Serial & FTDI devices

#### More...

```
apio init / config
apio boards / examples
apio system --lsusb, --lsserial, --lsftdi
```



### Future work

. . .



- Improve examples manager
- Add Project manager
- Support new boards



## Apio IDE



#### Atom plugin for Apio.

- + Verilog linter
- + Verilog/PCF syntax highlighting Written in JavaScript and HTML.

#### leds.v — /home/jesus/leds — Atom File Edit View Selection Find Packages Help Apio 🕶 🖬 leds apio.ini hardware.asc hardware.bin hardware.blif leds tb.atkw module leds(output wire D1. leds tb.v output wire D2. leds.pcf output wire D3. leds.v output wire D4. output wire D5); assign D2 = 1'b1; assign D4 = 1'b1; apio build 0 / 6944 span 4 span 12 2 / 1440 route time 0.01s write txt hardware.asc...

艮

1

Θ

Doc: https://atom.io/packages/apio-ide

Repo: https://github.com/FPGAwars/apio-ide

## **DEMO**

#### Nice, but...

### I still need to learn and write HDL

Can I enjoy open FPGAs in an easy way?

Let's try to build one more level!




## Icestudio

 $\bigcirc$ 

An experimental graphic editor for open FPGAs.

Written in JavaScript and HTML/CSS.



Doc: <u>http://icestudio.readthedocs.io</u>

Repo: https://github.com/FPGAwars/icestudio





Multi-platform application: AppImage, Windows Installer, Mac OS DMG

**Integrated toolchains**: includes Apio and all the necessary tools by default **Drivers configuration**: step-by-step guide to configure the drivers



## **Basic blocks**

#### I/O blocks

Input/output ports.

**Constant blocks** 


Parameters for other blocks.

Code blocks

Write Verilog code.

Information blocks

Write documentation in Markdown.



\*08. ROM 16x8 file generic - Icestudio





×


## Custom blocks



Duality project / block. Each project can be used as a block (\*.ice)








## Collections



Group of blocks and examples with translations distributed in a ZIP file



## More...



Multiple boards support: included PCF, pinout SVG. datasheet Multi language: English, Spanish, Galician, Basque, French, Catalan Export to Verilog, PCF, Testbench, GTKWave, BLIF, ASC, Bitstream Error detection and management Include external files: v, vh, list Board rules to define the default I/O behavior

Resize text blocks

Full Undo/Redo for all the components Select, cut, copy and paste blocks Pan & zoom Multi window application Remote host configuration Show FPGA resources Block examination Block tooltips Take snapshots

. . .

## Future work



- Add memory and label blocks
- Add parametric blocks
- Add Iterative block edition
- Add testbench editor
- Integrate simulation
- Integrate routes viewer
- Add colored wires

. . .

- Support more boards
- New graphic interfaces
- Refactor internal architecture

## DEMO II

## **FPGAwars**

A community to share knowledge about open FPGAs



Web: <u>http://fpgawars.github.io</u>

GitHub: https://github.com/fpgawars

Group: <u>https://groups.google.com/forum/#!forum/fpga-wars-explorando-el-lado-libre</u>

- Around 555 members
- Mostly in Spanish

Thanks!