TUTORIAL MY FIRST HARDWARE DESIGN Tristan Gingold - tgingold@free.fr - FOSDEM'17

## IT'S A TALK ABOUT HARDWARE!



Things like that...

There are many talks at FOSDEM about software. Try a different room

## IT'S A TALK ABOUT CHIP DESIGN



This is a PCB (Printed Circuit Board) KiCad is a tool to design boards, you also need electronic knowledge

This

# MORE SPECIFICALLY, DIGITAL CHIPS



See the difference ?

Numeric chip

## DESIGNING AN IC IS COMPLEX...



#### ... AND VERY EXPENSIVE



ASML lithography machine Expect \$\$\$ for the first chip...

# BUT SOME ARE PROGRAMMABLE!









There are other kinds of programmable circuits: Gate array CPLD

. . .

#### FPGA ARCHITECTURE



That's a very simple view...

Most FPGAs also have PLL, memories, multipliers, or even SERDES/PCI-e blocks. See FPGA databooks

## DIGITAL IS ABOUT 0 AND

000101001001001001010 00010100101010101010 01100010001010 010001010010 001101001000000 001001001001 1010101010 0101010100010010101001001001001001

That's simple ! Assuming you know about binary computation

For analog design, see gnucap or spice

(There are always analog parts in a circuit)

# DIGITAL IS ABOUT LOGIC BASIC OPERATIONS



#### COMBINE THEM!



wikipedia.org



# OR DO MATH (ONE BIT)



wikipedia.org



#### THE ADDER





wikipedia.org



#### MULTIPLE BIT ADDER



There are more efficient way to design large adders Search for Digital Logic Architecture



## YOU CAN DESIGN ANY LOGICAL/ARITH FUNCTION



Well, many functions... But this is not very efficient (can take a lot of gates)

# MORE POWERFUL: RECURSION!



In math, recursion is very powerful.

In digital design, it doesn't work directly!

# TIMING SYNCHRONISATION

Do you remember the full adder ?



It takes time for a signal to propagate through gates. (due to capacities). So the arrival times at S and Cout differ.

#### TIMING DIAGRAM



Thanks to http://wavedrom.com/editor.html

Outputs are not available at the same time.

## SYNCHRONOUS DESIGN

You can try to balance paths, but:

- •It's very hard
- propagation time depends on too many factors

You can use a logic that is not affected by delay variation (like gray code), but: •works only in some cases.

Rule #1: no direct loop/feedback

So how to do ?

#### SYNCHRONOUS DESIGN



#### DIGITAL DESIGN

- It's a mix of:
- logic gates
- •flip flops

There are other way to synchronise (latch, falling edge, double edge...)

It is possible to use schematic editors, but

- •tedious
- doesn't scale well

Use an HDL Hardware Description Language I will use VHDL

# MY FIRST DESIGN BLINKING LEDS



#### Using OSS tools:

- •ghdl
- yosys
- •arachne-pnr
- •iceStorm

Target: Lattice iCEstick ~ 22 euros Supported by OSS tools

Leds

## VHDL: EXTERNAL INTERFACE





#### SYNTHESIS

Translating (or compiling) sources to gates (netlist)



#### PLACE & ROUTE



#### PROGRAM

Write into the FPGA



#### Create the binary file:

icepack leds.asc leds.bin

Write to flash: **iceprog leds.bin** 

The FPGA is automatically reset and then load the new config

#### TOOLS USED

Synthesis: http://www.clifford.at/yosys/

VHDL front-end: <u>https://github.com/tgingold/ghdlsynth-beta</u> <u>https://github.com/tgingold/ghdl</u>

Place and route: <u>https://github.com/cseed/arachne-pnr</u>

iCE40 tools: http://www.clifford.at/icestorm/ QUESTIONS ?