




RFNoC™: Evolving SDR Toolkits to the FPGA platform


Martin Braun

31.1.2016



USRP: A White Box?

- Simple OFDM Transmitter Development:




- Entire Hardware stack is treated like a reprogrammable ASIC, Features are used as-is

Open the Box!

- Everything USRP is available online (code, schematics)
- Contains big and expensive FPGA!



FPGAs: Hard to use... slow to develop



Domain vs FPGA Experts

- Know Thy Audience!
- FPGA development is not a requirement of a communications engineering curriculum
- Math is hard too

almost pure-noise channels. This intuition is clarified more by the following inequality. It is shown in [1] that for any B-DMC W ,

$$1 - I(W) \leq Z(W) \leq \sqrt{1 - I(W)^2} \quad (2)$$


where $I(W)$ is the symmetric capacity of W .

Let W^N denote the channels that results from N independent copies of W i.e. the channel $\langle \{0, 1\}^N, \mathcal{Y}^N, W^N \rangle$ given by

$$W^N(y_1^N | x_1^N) \stackrel{\text{def}}{=} \prod_{i=1}^N W(y_i | x_i) \quad (3)$$


where $x_1^N = (x_1, x_2, \dots, x_N)$ and $y_1^N = (y_1, y_2, \dots, y_N)$. Then the *combined* channel $\langle \{0, 1\}^N, \mathcal{Y}^N, W^N \rangle$ is defined with transition probabilities given by

$$\widetilde{W}(y_1^N | u_1^N) \stackrel{\text{def}}{=} W^N(y_1^N | u_1^N G_N) = W^N(y_1^N | u_1^N R_N G^{\otimes n})$$




Example: Wideband Spectral Analysis

- Simple in Theory: 200 MHz real-time, Welch's Algorithm




Goal

- Heterogeneous Processing
- Support composable and modular designs using GPP, FPGA, & beyond
- Maintain ease of use
- Tight integration with GNU Radio




Goal

- Heterogeneous Processing
- Support composable and modular designs using GPP, FPGA, & beyond
- Maintain ease of use
- Tight integration with popular SDR frameworks




RFNoC: RF Network on Chip

- Make FPGA acceleration easier (especially on USRPs)
 - Software API + FPGA infrastructure
 - Handles FPGA – Host communication / dataflow
 - Provides user simple software and HDL interfaces
 - Scalable design for massive distributed processing
 - Fully supported in GNU Radio




RFNoC Architecture

User Application - GNU Radio




RFNoC Architecture

User Application - GNU Radio




■ Example: Plotting frequency spectrum




RFNoC Architecture

User Application - GNU Radio




RFNoC Architecture

User Application - GNU Radio




RFNoC Architecture

User Application – GNU Radio




- RFNoC provides space for user logic called Computation Engines




HOST PC
USRP FPGA

RFNoC Architecture

User Application – GNU Radio




■ RFNoC provides space for user logic called Computation Engines



HOST PC
USRP FPGA


RFNoC Architecture

User Application – GNU Radio




RFNoC Architecture

User Application - GNU Radio




RFNoC Architecture


User Application - GNU Radio



Computation Engine




Computation Engine




- FIFO to FIFO, packetization, flow control
- Provided by RFNoC infrastructure

Computation Engine




- User interfaces to RFNoC via AXI-Stream
 - Industry standard (ARM), easy to use
 - Large library of existing IP cores

Computation Engine




- User writes their own HDL or drops in IP
 - Multiple AXI-Streams, Control / Status registers

Computation Engine




- Each block is in their own clock domain
 - Improve block throughput, timing
 - Interface to Crossbar has clock crossing FIFOs

Many Types of CEs



- Many computation engines
- Not limited to one crossbar, one device
 - Scales across devices for massive distributed processing

Many Types of Blocks



- Low latency protocol processing in FPGA

RFNoC Architecture

User Application - GNU Radio

- Transparent protocol conversion
- Multiple standards PCI-E, 10 GigE, AXI
 - Could be wire through -- forwarding to another crossbar
- Parallel interfaces (example: X300 has 2 x 10 GigE)

HOST PC

Ingress Egress Interface


USRP FPGA

Crossbar

Radio Core


FFT

Twitter Parser




RFNoC Architecture

User Application - GNU Radio




- Software API to:
 - Configure USRP hardware & RFNoC FPGA infrastructure
 - Provide user sample data (r/w buffers) & control (r/w regs) interfaces



HOST PC
USRP FPGA

RFNoC Architecture

User Application - GNU Radio



Ettus

Research™

A National Instruments Company

DEMO

RFNoC Stack

GNU Radio Integration

GRC Bindings (XML)

Block Code (Python / C++)

UHD Integration

Block Declaration (XML / NocScript)

Block Controller (C++)

FPGA Integration

Verilog / VHDL / CoreGen / IP

RFNoC Stack (Simple)

GNU Radio Integration

GRC Bindings (XML)

Default Block

UHD Integration

Block Declaration (XML / NocScript)

Default Block Controller

FPGA Integration

Verilog / VHDL / CoreGen / IP

RFNoC Stack (Even Simpler)

Your Application here!

UHD Integration

Block Declaration (XML / NocScript)

Default Block Controller

FPGA Integration

Verilog / VHDL / CoreGen / IP

Summary

- Simple architecture for heterogeneous data flow processing
- Several interesting blocks already exist
- Integrated with GNU Radio
- Portable between all third generation USRPs
 - X3x0, E310, and products soon to come
- Completely open source (within Xilinx toolchains)
- Available on github!
 - github.com/EttusResearch/uhd/wiki/RFNoC:-Getting-Started