Digital Hardware Design Why is it still so hard?

Philipp Wagner







The story of Ton Lear

FOSDEM 2016



The story of Not Real

FOSDEM 2016



Digital Hardware Design

maker

Free and Open Source Silicon (FOSSi)

open (source) hardware

FOSDEM 2016



FOSSi Reality Check 1

The Simulation Check

FOSDEM 2016

Simulation: Required Ingredients

- code to simulate
- a simulator
- testing

Write your code



- Choose from the incumbents
 - Verilog/SystemVerilog
 - VHDL
- or one of the new contenders
 - Bluespec SystemVerilog
 - Chisel (UC Berkely)
 - MyHDL

Simulation



- The "big 3" commercial simulators
 - Incisive Enterprise Simulator/ NCSim (Cadence)
 - ModelSim (Mentor)
 - VCS (Synopsys)
- FOSS solutions
 - Icarus Verilog
 - GHDL
 - Verilator
- Add a good waveform viewer
 - gtkview



- cocotb: Python-based test
- vunit: VHDL unit testing
- Open Source VHDL Verification Methodology (OS-VVM)

"The Simulation Check": Results



- Hobbyist-Accessibility-Score: 4/5
- FOSS score: 4/5
- Fun score: 2/5



FOSSi Reality Check 2

The FPGA Check

FOSDEM 2016

FPGA Design: Required Ingredients

- code to simulate
- a simulator
- testing
- a synthesis tool
- an implementation tool
- an FPGA board

FPGA Synthesis

- Commercial
 - Synopsys Synplify
 - vendor tools (Xilinx, Altera, ...)
- free alternatives
 - Verilog-to-Routing (VTR)
 - Yosys



FPGA Implementation

- Mostly vendor tools
 - Xilinx ISE/Vivado, Altera Quartus, ...
- free alternatives
 - IceStorm for Lattice iCE40
 watch Clifford's presentation in the EDA Devroom today at 14:00

FPGA Boards: student (< 100 \$)





All board pictures (c) by the manufacturers.

FOSDEM 2016

FPGA Boards: amateur (~ 500 \$)





Nexys 4 DDR





ZTEX 2.1x

All board pictures (c) by the manufacturers.

FOSDEM 2016

FPGA Board: pro (> 1000 \$)





Xilinx KC705





Altera Cyclone V SoC Development Kit

Xilinx VC707

All board pictures (c) by the manufacturers.

"The FPGA Check": Results



- Hobbyist-Accessibility-Score: 3/5
- FOSS score: 2/5
- Fun score: 4/5



FOSSi Reality Check 3

The ASIC Check

FOSDEM 2016

ASIC Production: Required Ingredients

- code to simulate
- a simulator
- a synthesis tool
- really good testing & verification
- a design kit
- an implementation tool
- money





- standard cell libraries, design rules, electrical parameters, ...
- get it from the foundry
- bad: requires pretty tough NDA
- good: it's usually for free (again, as in beer)

ASIC Implementation

- Commercial options
 - Synopsys Design Compiler
 - Cadence Encounter Toolset
- FOSS options
 - qflow
 - Coriolis2



Got Money?





FOSDEM 2016

Need Money



- Multi-Project Wafer
 - available from multiple vendors, e.g. Europractice
 - example
 - 50 pcs Globalfoundries 40 nm
 - 4 750 €/mm² (at least 9 mm² = 42 750 €) + packaging, etc.
 - up to 1500 KGates/mm²
 - cheaper in older technologies (65nm + up)
- eASIC
 - pre-characterized ASICs "configured" with one custom layer

FOSDEM 2016

Digital Hardware Design – Why is it still so hard?

"The ASIC Check": Results

- Hobbyist-Accessibility-Score: 0.1/5
- FOSS score: 1/5
- Fun score: 1-5/5
- Satisfaction score: 10/5







Don't celebrate alone.





FOSDEM 2016

Join the party!





The bachelor party. Signed Louis Wain. Oil on canvas, 29.5 x 60 cm (public domain, via Wikimedia Commons)

FOSDEM 2016



FOSSi Reality Check 4

The Community Check

FOSDEM 2016

Required ingredients

- Let others participate
- Build on existing work
- Learn, teach and exchange ideas

How to live together?





FOSDEM 2016

Let others participate, part 1: choose a license

- Permissive
- Weak Copyleft
- Strong Copyleft

Licensing: Permissive

- without patent clause
 - MIT and BSD widely used
 - example project: RISC V
- with patent clause
 - new: SolderPad License by Andrew Katz



Licensing: Weak Copyleft



- File-based copyleft
 - OHDL: Julius Baxter for mor1kx, based on MPLv2
- library copyleft
 - LGPL
 - commonly used on opencores.org
 - what's "linking" in a hardware context?



• GPL

- GPLv3 uses "hardware-friendly" language
 - lesson learned from open sourcing SPARC
- example user: Gaisler LEON3 (GPLv2+)
- implications not fully understood
 - ASIC (design kit)?
 - FPGA (built-in primitives)?

OpenCores.org





FOSDEM 2016

Community hub needed

- publish your work
- find code to re-use
- learn, teach, inspire



Introducing LibreCores



🗧) 🛞 🛛 www.librecores.org

C Q Suchen

☆ 自 🗣 Z 🗋 🗸 🗏

🕼 LibreCores

Community Hub About LibreCores

Free and Open Digital Hardware

LibreCores is where the digital hardware community meets. Find IP cores. Learn to use them. Release your own designs. Join the community.

What is LibreCores?

Digital devices (or commonly "chips") are the basic building blocks of electronic systems. Such devices are for application-specific devices like a USB controller. But also programmable "System-on-Chip" are found in embedded systems. Both tastes of a chip are composed of basic building blocks, so called IP (Intellectual Property) cores. A "LibreCore" is such an IP core that is created and distributed in the open source spirit. And LibreCores.org is like a good neighborhood pub, a place to meet the community and —most importantly— find such cores.

Getting started with your LibreCore

We are heavily working on making LibreCores.org the community hub where you can attract the attention of like-minded developers to your LibreCore or find a fitting cor for your project. While we are working on it, you are maybe working on a LibreCore or about to start one. To give you a quick start we have assembled some information about project handling and licensing:

Getting started with your own LibreCore »

Learn more about LibreCores »

Feel the pulse

What's going on in the digital hardware design community? Planet Librecores collects blog posts from different community members. Subscribe to it in your feed reader, or read it online.

Read Planet LibreCores »

Be part of it

Getting started with digital hardware design has never been easier. You can do it!

Our Community Hub collects a range of information for you to get started. Where to get answers? How to publish existing code? What are the restrictions of using code?

Visit the Community Hub now »

LibreCores Goals

- Documentation
 - How to get started?
 - Best practices
 - Success stories
- News & Discussion
 - Planet LibreCores
- Project repository
 - a directory of FOSSi projects
 - with quality indicators



LibreCores: Where are we today?

- Documentation
 - How to get started?
 - Best practices
 - Success stories
- News & Discussion
 - Planet LibreCores
- Project repository
 - a directory of FOSSi projects
 - with quality indicators

First content online as of today

online!

coming soon



Who's behind all that?

- OpenRISC community
- Group formed ~2 years ago
- First plans presented at ORCONF 2015 at CERN



• since end of 2015: FOSSi Foundation, CiC (UK) to provide shared legal entity





- you can do your own simulated and FPGA design today!
- producing ASICs will remain a challenge

But mostly:

It's hard because information is hard to find. LibreCores is ready to change that. Join us!



Oh, just one more thing

FOSDEM 2016

TheOpenCorps!

The Open Corps	Home	Docs	Plans	Search theOpenCorps	Q		Sign in with GitHub
The Open Corps	Home	Home Docs P	Plans	Search theOpenCorps RTL design We're a friendly of Automated regre Host your code of Synthesise using	q for the sollection ssions of on GitHe	ne 21st century. on of developers helping to improve F using Travis-ci ub us and Vivado	Sign in with GitHub
(3)				Sign up for free!	viera-P	RO	

Latest Projects

Latest Activity

Project	Description	Docs	Simumlation	Synthesis
☆ JPEG Encoder	Convert raw bitmap images into JPEG files	docs passing	tests 43 passing	Xilinx 130MHz Altera 170MHz
✿ Base-10 Logarithm	Perform base10 logarithm arithmetic	docs passing	tests 1 passing	Xilinx 210MHz Altera 180MHz
☆ DVB-S2 LDPC Decoder	Convert raw bitmap images into JPEG files	docs passing	tests 12 passing	Xilinx 100MHz Altera 300MHz
☆ Huffman Decoder	Decode huffman trees (used in compression)	docs None	tests None	Xilinx 120MHz Altera 120MHz
☆ Parallel CRC Generator	Create CRC on multiple bits per clock cycle	docs passing	tests 43 passing	Xilinx 130MHz Altera 170MHz



TheOpenCorps: Goals

- Provide status indications for HW projects
 - Does it build?
 - Does it have sims / do they pass?
 - Resource utilisation and frequency
- Improve quality of Open Source HW
- Encourage re-use in Open Source HW
- Free access to proprietary tools



TheOpenCorps: Flow

- Code hosted on Github
- Describe build using .opencorps.yml
- Develop!
- For each commit:
 - Simulation regression
 - Synthesis on multiple platforms
- Report status







let's talk!



FOSSi Foundation

me

Philipp Wagner

mail@philipp-wagner.com www.philipp-wagner.com

FOSSi Foundation

discussion@fossi-foundation.org

www.fossi-foundation.org #fossi on freenode



You can freely remix this presentation under the terms of the Creative Commons BY-SA 4.0 license.